×

Packet delay estimation in high speed packet switches

  • US 6,201,793 B1
  • Filed: 03/16/1998
  • Issued: 03/13/2001
  • Est. Priority Date: 03/16/1998
  • Status: Expired due to Term
First Claim
Patent Images

1. A method of packet delay estimation in a switch having a plurality of input links which may be assigned to clusters, where each cluster is serviced differently by a scheduler of said switch but all links in a cluster are serviced similarly, and where each link has an associated buffer for storing incoming packets until they are outputted by said switch onto output-links of said switch, the method comprising the steps of:

  • for each cluster, measuring buffer load of said cluster, which corresponds to the number of packets that await servicing by said scheduler which are stored in buffers of links assigned to said cluster;

    for at least one cluster (cluster i), determining a reduction in service rate for said cluster i by said scheduler because of service provided by said scheduler to clusters other than cluster i, to obtain thereby an effective service capacity for said cluster i;

    for said cluster i, determining an effective buffer occupancy of said cluster i to be less than or equal to the measured buffer load of said cluster i and greater than or equal to a measure that accounts for clusters that are serviced in a manner that empties those clusters more quickly than the servicing of said cluster i would empty cluster i, and that accounts for buffer load of clusters having a higher priority than that of said cluster i; and

    evaluating an estimated range of packet delay through said cluster i based on said effective service capacity of said cluster i and said effective buffer occupancy of said cluster i.

View all claims
  • 5 Assignments
Timeline View
Assignment View
    ×
    ×