Electron beam process during dual damascene processing
First Claim
Patent Images
1. A process for producing a microelectronic device which comprises:
- (a) applying a dielectric layer onto a substrate;
(b) overall exposing the dielectric layer to electron beam irradiation under conditions sufficient to cure an upper portion of the dielectric layer and render the upper portion a polish stop layer while not substantially curing a lower portion of the dielectric layer;
(c) imagewise patterning the dielectric layer to form vias in the dielectric layer extending to the substrate;
(d) depositing a metal into the vias and onto a top surface of the dielectric layer;
(e) removing the metal from the top surface of the dielectric layer.
2 Assignments
0 Petitions
Accused Products
Abstract
A process for the formation of structures in microelectronic devices such as integrated circuit devices. Vias, interconnect metallization and wiring lines are formed using single and dual damascene techniques wherein dielectric layers are treated with a wide electron beam exposure.
-
Citations
38 Claims
-
1. A process for producing a microelectronic device which comprises:
-
(a) applying a dielectric layer onto a substrate;
(b) overall exposing the dielectric layer to electron beam irradiation under conditions sufficient to cure an upper portion of the dielectric layer and render the upper portion a polish stop layer while not substantially curing a lower portion of the dielectric layer;
(c) imagewise patterning the dielectric layer to form vias in the dielectric layer extending to the substrate;
(d) depositing a metal into the vias and onto a top surface of the dielectric layer;
(e) removing the metal from the top surface of the dielectric layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A process for producing a microelectronic device which comprises:
-
(a) applying a first dielectric layer onto a substrate;
(b) applying a second dielectric layer onto the first dielectric layer;
(c) overall exposing the second dielectric layer to electron beam irradiation under conditions sufficient to cure the second dielectric layer and render the second dielectric layer a polish stop layer while not substantially curing the first dielectric layer;
(d) imagewise patterning the first and second dielectric layers to form vias in the first and second dielectric layers extending to the substrate;
(e) depositing a metal into the vias and onto a top surface of the second dielectric layer;
(f) removing the metal from the top surface of the second dielectric layer. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A process for producing a microelectronic device which comprises:
-
(a) applying a first dielectric layer onto a substrate;
(b) overall exposing the first dielectric layer to electron beam irradiation under conditions sufficient to cure an upper portion of the first dielectric layer and render the upper portion of the first dielectric layer an etch stop layer while not substantially curing a lower portion of the first dielectric layer;
(c) applying a second dielectric layer onto the first dielectric layer;
(d) overall exposing an upper portion of the second dielectric layer to electron beam irradiation under conditions sufficient to cure the upper portion of the second dielectric layer and render the upper portion of the second dielectric layer a polish stop layer while not substantially curing a lower portion of the second dielectric layer;
(e) imagewise patterning the second dielectric layer to form trenches in the dielectric layers extending to the first dielectric layer;
(f) imagewise patterning the first dielectric layer to form vias in the first dielectric layer extending to the substrate;
(g) depositing a metal into the vias, trenches and onto a top surface of the second dielectric layer;
(h) removing the metal from the top surface of the second dielectric layer. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27)
-
-
28. A process for producing a microelectronic device which comprises:
-
(a) applying a first dielectric layer onto a substrate;
(b) applying a second dielectric layer onto the first dielectric layer;
(c) overall exposing the second dielectric layer to electron beam irradiation under conditions sufficient to cure the second dielectric layer and render the second dielectric layer an etch stop layer while not substantially curing the first dielectric layer;
(d) applying a third dielectric layer onto the second dielectric layer;
(e) applying a fourth dielectric layer onto the third dielectric layer;
(f) overall exposing the fourth dielectric layer to electron beam irradiation under conditions sufficient to cure the fourth dielectric layer and render the fourth dielectric layer a polish stop layer while not substantially curing the third dielectric layer;
(g) imagewise patterning the third and fourth dielectric layers to form trenches in the third and fourth dielectric layers extending to the second dielectric layer;
(h) imagewise patterning the first and second dielectric layers to form vias in the first and second dielectric layers extending to the substrate;
(i) depositing a metal into the vias, trenches and onto a top surface of the fourth dielectric layer;
(j) removing the metal from the top surface of the fourth dielectric layer. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36)
-
-
37. A process for producing a microelectronic device which comprises:
-
(a) applying a first dielectric layer onto a substrate;
(b) overall exposing the first dielectric layer to electron beam irradiation under conditions sufficient to cure an upper portion of the first dielectric layer and render the upper portion of the first dielectric layer an etch stop layer while not substantially curing a lower portion of the first dielectric layer;
(c) imagewise patterning the irradiated portion of the first dielectric layer to form vias extending to the lower portion of the first dielectric layer;
(d) applying a second dielectric layer onto the first dielectric layer;
(e) exposing an upper portion of the second dielectric layer to electron beam irradiation under conditions sufficient to cure the upper portion of the second dielectric layer and render the upper portion of the second dielectric layer a polish stop layer while not substantially curing a lower portion of the second dielectric layer;
(f) imagewise patterning the second dielectric layer to form trenches in the second dielectric layers and vias in the first dielectric layer extending to the substrate;
(g) depositing a metal into the vias, trenches and onto a top surface of the second dielectric layer;
(h) removing the metal from the top surface of the second dielectric layer.
-
-
38. A process for producing a microelectronic device which comprises:
-
(a) applying a first dielectric layer onto a substrate;
(b) applying a second dielectric layer onto the first dielectric layer;
(c) overall exposing the second dielectric layer to electron beam irradiation under conditions sufficient to cure the second dielectric layer and render the second dielectric layer an etch stop layer while not substantially curing the first dielectric layer;
(d) imagewise patterning the second dielectric layer to form vias extending to the first dielectric layer;
(e) applying a third dielectric layer onto the second dielectric layer;
(f) applying a fourth dielectric layer onto the third dielectric layer;
(g) overall exposing the fourth dielectric layer to electron beam irradiation under conditions sufficient to cure the fourth dielectric layer and render the fourth dielectric layer a polish stop layer while not substantially curing the third dielectric layer;
(h) imagewise patterning the third and fourth dielectric layers to form trenches in the third and fourth dielectric layers and vias in the first and second dielectric layer extending to the substrate;
(i) depositing a metal into the vias, trenches and onto a top surface of the fourth dielectric layer;
(j) removing the metal from the top surface of the fourth dielectric layer.
-
Specification