General purpose programmable accelerator board
First Claim
Patent Images
1. A general purpose accelerator board comprising:
- a programmable logic device having input/output ports and control signal ports;
a plurality of memory blocks operationally connected to said input/output ports;
bus interface means for communicating data between said memory blocks and devices external to said board; and
dynamic programming means for providing logic to said programmable logic device to be executed on data in said memory blocks.
3 Assignments
0 Petitions
Accused Products
Abstract
A general purpose accelerator board and acceleration method comprising use of: one or more programmable logic devices; a plurality of memory blocks; bus interface for communicating data between the memory blocks and devices external to the board; and dynamic programming capabilities for providing logic to the programmable logic device to be executed on data in the memory blocks.
-
Citations
16 Claims
-
1. A general purpose accelerator board comprising:
-
a programmable logic device having input/output ports and control signal ports;
a plurality of memory blocks operationally connected to said input/output ports;
bus interface means for communicating data between said memory blocks and devices external to said board; and
dynamic programming means for providing logic to said programmable logic device to be executed on data in said memory blocks. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A general purpose computer acceleration method comprising the steps of:
-
a) providing a programmable logic device having input/output ports and control signal ports;
b) providing a plurality of memory blocks operationally connected to said input/output ports;
c) providing bus interface means for communicating data between the memory blocks and devices external to the board;
d) dynamically providing logic to the programmable logic device; and
e) moving data from one memory block to another memory block through the programmable logic device, said programmable logic device transforming said data in response to said logic. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
Specification