Process for polycrystalline silicon gates and high-K dielectric compatibility
First Claim
Patent Images
1. A method of fabricating an integrated circuit MOSFET transistor, comprising the steps of:
- forming a dielectric layer with an upper surface over a semiconductor body;
forming a high-K dielectric layer with an upper surface over said dielectric layer;
subjecting said high-K dielectric layer to a remote plasma nitridation to convert said upper surface of the high-K dielectric to a nitride layer;
forming a conductive layer on said nitride layer;
patterning and etching said conductive layer, said high-K dielectric layer, said dielectric layer and said nitride layer to form a gate stack;
forming drain extension regions in said semiconductor body adjacent said gate stack;
forming sidewall spacers over said semiconductor body adjacent said gate stack; and
forming source/drain regions in said semiconductor body adjacent said sidewall spacers.
1 Assignment
0 Petitions
Accused Products
Abstract
A gate stack (104) including a gate dielectric with reduced effective electrical thickness. A high-k dielectric (108) is formed over the silicon substrate (102). Remote plasma nitridation of the high-k dielectric is performed to create a nitride layer (107) over the high-k dielectric (107). A conductive layer (110) is formed over the nitride layer (107) forming the gate electrode.
81 Citations
19 Claims
-
1. A method of fabricating an integrated circuit MOSFET transistor, comprising the steps of:
-
forming a dielectric layer with an upper surface over a semiconductor body;
forming a high-K dielectric layer with an upper surface over said dielectric layer;
subjecting said high-K dielectric layer to a remote plasma nitridation to convert said upper surface of the high-K dielectric to a nitride layer;
forming a conductive layer on said nitride layer;
patterning and etching said conductive layer, said high-K dielectric layer, said dielectric layer and said nitride layer to form a gate stack;
forming drain extension regions in said semiconductor body adjacent said gate stack;
forming sidewall spacers over said semiconductor body adjacent said gate stack; and
forming source/drain regions in said semiconductor body adjacent said sidewall spacers. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A method of fabrication an integrated circuit MOS transistor, comprising the steps of:
-
forming a silicon dioxide layer over a semiconductor body;
subjecting said silicon dioxide layer to a remote plasma nitridation to convert said silicon dioxide layer to a silicon-oxynitride layer;
forming a high-k dielectric layer with an upper surface over said silicon-oxynitride layer, said high-K dielectric layer having a dielectric constant greater than 10;
subjecting said high-k dielectric layer to a remote plasma nitridation to convert said upper surface of said high-k dielectric to a nitride;
forming a conductive layer over said high-K dielectric layer; and
patterning and etching said conductive layer, said high-K dielectric layer, said nitride, and said silicon oxynitride layer to form a gate stack. - View Dependent Claims (15, 16, 17, 18, 19)
forming drain extension regions in said semiconductor body adjacent said gate stack;
forming sidewall spacers over said semiconductor body adjacent said gate stack; and
forming source/drain regions in said semiconductor body adjacent said sidewall spacers.
-
-
16. The method of claim 14, wherein said silicon dioxide layer has a thickness less than 20 Angstroms.
-
17. The method of claim 14, wherein said high-K dielectric layer comprises an oxygen-containing material.
-
18. The method of claim 14, wherein said conductive layer comprises a tungsten layer overlying a titanium-nitride layer.
-
19. The method of claim 14, wherein said conductive layer comprises a polysilicon layer.
Specification