Embedded polysilicon gate MOSFET
First Claim
1. A method for forming and embedded polysilicon gate MOSFET comprising:
- (a) providing a silicon wafer having an active region of a first conductivity type surrounded by a field isolation;
(b) depositing a doped oxide layer on said silicon wafer;
(c) forming an opening in said doped oxide layer, said opening bridging across said active region;
(d) forming silicon nitride spacers along the periphery of said opening;
(e) etching a trench in said opening;
(f) depositing a silicon oxide layer over said silicon wafer;
(g) planarizing said silicon oxide layer;
(h) etching said silicon oxide layer with a calibrated wet etch to expose the surface of said silicon wafer and said spacers while leaving a pocket of said silicon oxide layer in said trench, the surface of said pocket extending above the base of said spacers by a distance;
(i) selectively depositing an epitaxial silicon layer of a second conductivity type on said wafer, thereby forming source/drain regions;
(j) further etching said pocket to expose silicon along the sidewalls of said trench and leaving a residual portion of said pocket over the base of said trench;
(k) implanting ions of said second conductivity type into said sidewalls of said trench, thereby forming LDD regions;
(l) removing said residual portion;
(m) forming a gate oxide on the walls and base of said trench and a corresponding oxide layer on the surface of said source/drain regions;
(n) depositing a polysilicon layer over said wafer;
(o) planarizing said polysilicon layer;
(p) etching back said polysilicon layer, stopping in said corresponding oxide layer and leaving the level of the surface of said polysilicon in said trench between about 1,000 and 2,000 Angstroms above the base of said spacers, thereby forming an embedded gate electrode;
(q) removing said corresponding oxide layer, thereby exposing said source/drain regions; and
(r) forming a metal silicide on said source/drain regions and said polysilicon layer.
1 Assignment
0 Petitions
Accused Products
Abstract
Formation of a MOSFET with a polysilicon gate electrode embedded within a silicon trench is described. The MOSFET retains all the features of conventional MOSFETs with photolithographically patterned polysilicon gate electrodes, including robust LDD (lightly doped drain) regions formed in along the walls of the trench. Because the gate dielectric is never exposed to plasma etching or aqueous chemical etching, gate dielectric films of under 100 Angstroms may be formed without defects. The problems of over etching, and substrate spiking which are encountered in the manufacture of photolithographically patterned polysilicon gate electrodes do not occur. The entire process utilizes only two photolithographic steps. The first step defines the silicon active area by patterning a field isolation and the second defines a trench within the active area wherein the device is formed. The new process, uses the same total number of photolithographic steps to form the MOSFET device elements as a conventional process but is far more protective of the thin gate oxide.
-
Citations
28 Claims
-
1. A method for forming and embedded polysilicon gate MOSFET comprising:
-
(a) providing a silicon wafer having an active region of a first conductivity type surrounded by a field isolation;
(b) depositing a doped oxide layer on said silicon wafer;
(c) forming an opening in said doped oxide layer, said opening bridging across said active region;
(d) forming silicon nitride spacers along the periphery of said opening;
(e) etching a trench in said opening;
(f) depositing a silicon oxide layer over said silicon wafer;
(g) planarizing said silicon oxide layer;
(h) etching said silicon oxide layer with a calibrated wet etch to expose the surface of said silicon wafer and said spacers while leaving a pocket of said silicon oxide layer in said trench, the surface of said pocket extending above the base of said spacers by a distance;
(i) selectively depositing an epitaxial silicon layer of a second conductivity type on said wafer, thereby forming source/drain regions;
(j) further etching said pocket to expose silicon along the sidewalls of said trench and leaving a residual portion of said pocket over the base of said trench;
(k) implanting ions of said second conductivity type into said sidewalls of said trench, thereby forming LDD regions;
(l) removing said residual portion;
(m) forming a gate oxide on the walls and base of said trench and a corresponding oxide layer on the surface of said source/drain regions;
(n) depositing a polysilicon layer over said wafer;
(o) planarizing said polysilicon layer;
(p) etching back said polysilicon layer, stopping in said corresponding oxide layer and leaving the level of the surface of said polysilicon in said trench between about 1,000 and 2,000 Angstroms above the base of said spacers, thereby forming an embedded gate electrode;
(q) removing said corresponding oxide layer, thereby exposing said source/drain regions; and
(r) forming a metal silicide on said source/drain regions and said polysilicon layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. An embedded polysilicon gate MOSFET comprising:
-
(a) A silicon body of a first conductivity type with an active region bounded by a field isolation;
(b) a rectangular trench bridging across said active region, dividing said active region into two active surfaces, one on each side of said bridging;
(c) first regions of a second conductivity type comprising source/drain elements of said MOSFET, formed in said active surfaces and spaced laterally away from the mouth of said trench by a distance;
(d) second regions of said second conductivity type, formed on the sidewalls of said trench, contiguous with said first regions and extending vertically below the base of said trench, said second regions having a higher resistivity than said first regions and comprising LDD elements of said MOSFET;
(e) a gate oxide on the sidewalls and bottom of said trench; and
(f) a polysilicon body in said trench on said gate oxide comprising a gate electrode. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A method for forming and embedded polysilicon gate MOSFET comprising:
-
(a) providing a silicon wafer having an active region of a first conductivity type surrounded by a field isolation;
(b) depositing an oxide layer on said silicon wafer;
(c) forming an opening in said oxide layer, said opening bridging across said active region;
(d) forming silicon nitride spacers along the periphery of said opening;
(e) etching a trench in said opening;
(f) depositing a silicon oxide layer over said silicon wafer;
(g) anisotropically etching said silicon oxide layer to expose the surface of said silicon wafer and said spacers while leaving a pocket of said silicon oxide layer in said trench, said pocket extending upward to at least the base of said spacers;
(h) implanting ions of a second conductivity type into said wafer, thereby forming source/drain regions;
(i) further etching said pocket to expose silicon along the sidewalls of said trench and leaving a residual portion of said pocket over the base of said trench;
(j) implanting ions of said second conductivity type into said sidewalls of said trench, thereby forming LDD regions;
(k) removing said residual portion;
(l) forming a gate oxide on the walls and base of said trench and a corresponding oxide layer on the surface of said source/drain regions;
(m) depositing a polysilicon layer over said wafer;
(n) planarizing said polysilicon layer (o) etching said polysilicon layer, stopping in said corresponding oxide layer and leaving the level of the surface of said polysilicon in said trench between about 1,000 and 2,000 Angstroms above the base of said spacers, thereby forming an embedded gate electrode;
(p) removing said corresponding oxide layer, thereby exposing said source/drain regions; and
(q) forming a metal silicide on said source/drain regions and on said polysilicon layer. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27, 28)
-
Specification