Semiconductor device with outwardly tapered sidewall spacers and method for forming same
First Claim
1. A method, comprising:
- etching a portion of a dielectric adjacent to a spacer selectively relative to a layer immediately beneath the dielectric, said spacer comprising a nitride and being adjacent to a sidewall of a transistor gate structure, wherein the spacer includes a lower portion and an upper portion each having respective lower and upper outer surfaces, and the lower outer surface tapers away from the transistor gate structure by an angle greater than that by which the upper outer surface tapers away from the transistor gate structure; and
subsequently etching at least part of the lower portion of the spacer.
5 Assignments
0 Petitions
Accused Products
Abstract
The present invention advantageously provides a method for forming a nitride sidewall spacer having a relatively thin upper portion and a lower portion that increases in lateral thickness as it substantially tapers toward an underlying surface. In an embodiment, nitride sidewall spacers having this shape are formed upon the opposed sidewall surfaces of gate conductors which are dielectrically spaced above a semiconductor substrate. The upper portion of each spacer is bounded by a substantially vertical upper outer surface while the lower portion is bounded by a lower outer surface which is angled away from the upper outer surface. A unitary source/drain implant may be forwarded into the substrate to form graded junctions. The implant is self-aligned to the upper outer surfaces of the nitride spacers. As such, the graded junctions are displaced laterally from the gate conductors by a distance which is dictated by the lateral thickness of the upper portion of each spacer. The graded junctions include inner regions which are shallower than, and have a lower concentration of dopant than, outer regions spaced from the gate conductor by the lower portions of the spacers.
-
Citations
20 Claims
-
1. A method, comprising:
-
etching a portion of a dielectric adjacent to a spacer selectively relative to a layer immediately beneath the dielectric, said spacer comprising a nitride and being adjacent to a sidewall of a transistor gate structure, wherein the spacer includes a lower portion and an upper portion each having respective lower and upper outer surfaces, and the lower outer surface tapers away from the transistor gate structure by an angle greater than that by which the upper outer surface tapers away from the transistor gate structure; and
subsequentlyetching at least part of the lower portion of the spacer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
blanket depositing a spacer dielectric layer upon the transistor gate structure, wherein the transistor gate structure is dielectrically spaced above the semiconductor substrate; and
exposing the spacer dielectric layer to a carbon-based etchant to form the sidewall spacer.
-
-
10. The method of claim 9, wherein the spacer dielectric layer comprises silicon nitride, wherein said exposing comprises etching the spacer dielectric layer using a plasma provided with CHF3 and C2F6, and wherein the plasma is absent externally supplied O2.
-
11. The method of claim 9, wherein said etching the spacer dielectric layer while exposing the spacer dielectric layer to a carbon-based etchant causes a carbon-containing passivant to deposit across the spacer dielectric layer.
-
12. The method of claim 9, further comprising forming the dielectric above the transistor gate structure subsequent to said exposing the spacer dielectric layer to a carbon-based etchant.
-
13. The method of claim 9, wherein the sidewall spacer is formed such that the lower portion increases in thickness as it approaches the substrate and the upper portion has a substantially uniform thickness, and further comprising forwarding a source/drain implant into the substrate self-aligned to the upper outer surface of the sidewall spacers, thereby forming a graded junction within the substrate laterally spaced from the transistor gate structure.
-
14. The method of claim 13, wherein the graded junction comprises an inner portion arranged underneath the sidewall spacers and an outer portion laterally adjacent to the inner portion, and wherein a first concentration of dopant within the outer region is substantially greater than a second concentration of dopant within the inner region.
-
15. A method, comprising:
-
forming an dielectric above a pair of adjacent transistor gate structures dielectrically spaced above a semiconductor substrate, wherein sidewall spacers comprising silicon nitride are arranged adjacent the sidewalls of each of the transistor gate structures, wherein the sidewall spacers each include lower portions and upper portions having lower and upper outer surfaces, respectively, and wherein, for each of the sidewall spacers, the upper outer surface extends from the top of the sidewall spacer, the lower outer surface extends from the upper outer surface to the bottom of the sidewall spacer, and the lower outer surface tapers away from the transistor gate structure by an angle greater than that by which the upper outer surface tapers away from the structure and tapers over substantially its entirety;
etching a portion of the dielectric above a mutual graded junction arranged within the semiconductor substrate between the pair of adjacent transistor gate structures and at least partially beneath a sidewall spacer of each of the pair of adjacent transistor gate structures, wherein said etching a portion of the dielectric etches the dielectric selectively relative to a layer immediately beneath the dielectric; and
subsequentlyetching at least part of the lower portions of the sidewall spacers adjacent to the mutual graded junction. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification