×

System for interposing a multi-port internally cached DRAM in a control path for temporarily storing multicast start of packet data until such can be passed

  • US 6,272,567 B1
  • Filed: 11/24/1998
  • Issued: 08/07/2001
  • Est. Priority Date: 11/24/1998
  • Status: Expired due to Term
First Claim
Patent Images

1. In a network for interfacing parallel I/O data packet information packets (PIP) source resources with I/O destination resources through a central shared memory data path comprised of a central shared multi-port internally cached DRAM memory system (AMPIC DRAM) and a separate control path therefor, and wherein each I/O resource has the capability simultaneously to receive PIP data stream traffic from all the other I/O resources, a method of eliminating PIP traffic congestion as the number of I/O resources and/or bandwidth requirements significantly increase, that comprises, interposing an AMPIC DRAM system in the control path for simultaneously absorbing and storing all PIP streams without stalling an I/O source resource incoming data stream, wherein the control path is provided for unicast traffic, and the interposed AMPIC DRAM system is separated into an AMPIC Quality of Service (QOS) memory for enabling priority control, and an AMPIC LINK memory for enabling packet re-assembly at I/O destination resources.

View all claims
  • 9 Assignments
Timeline View
Assignment View
    ×
    ×