Concurrent learning and performance information processing system
First Claim
1. A parallel processing system for computing output values from input values received during a time trial, comprising:
- a plurality of processing units, each of said processing units operative to receive, during a time trial and in parallel, individual input values from an input vector, said processing units comprising analogs components for computing arithmetic operations of said system;
a plurality of interconnected conductors, operative to connect each of said processing units to every other processing unit of said system and operative to transfer weighted values among said processors;
a plurality of switching junctions located along said interconnected conductors, said switching junctions being operable for uniquely pairing each of said processors to every other processor of said system; and
each of said processing units operative to provide, during said time trial, an expected output value based on said weighted values and each of said processing units operative to update, during said time trial, said weighted values based on said input values.
8 Assignments
0 Petitions
Accused Products
Abstract
The present invention provides a system for learning from and responding to regularly arriving information at once by quickly combining prior information with concurrent trial information to produce useful learned information. A parallel embodiment of the system performs can perform updating operations for memory elements of matrix through the coordinated use of parallel feature processors and a joint access memory, which contains weighted values and provision for connecting feature processors pairwise. The parallel version also performs feature function monitoring, interpretation and refinement operations promptly and in concert with concurrent operation. A non-parallel embodiment of the system uses a single processor to perform the above operations however, more slowly than the parallel embodiment, yet faster than available alternatives.
-
Citations
60 Claims
-
1. A parallel processing system for computing output values from input values received during a time trial, comprising:
-
a plurality of processing units, each of said processing units operative to receive, during a time trial and in parallel, individual input values from an input vector, said processing units comprising analogs components for computing arithmetic operations of said system;
a plurality of interconnected conductors, operative to connect each of said processing units to every other processing unit of said system and operative to transfer weighted values among said processors;
a plurality of switching junctions located along said interconnected conductors, said switching junctions being operable for uniquely pairing each of said processors to every other processor of said system; and
each of said processing units operative to provide, during said time trial, an expected output value based on said weighted values and each of said processing units operative to update, during said time trial, said weighted values based on said input values. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A computer processing system for updating a matrix of elements for use in determining the relationship among a plurality of variables, comprising:
-
a plurality of processors, each of said processors operative to receive an input variable of a plurality of input variables in parallel received during a time trial;
an ordered array of memory elements associated with each processor, each of said memory elements defining elements of a matrix, each of said memory elements containing values that are operative to define a relationship among received input variables and each of said memory elements operative to be updated by each of said processors;
each of said processors operative to be uniquely paired with every other processor of said computer system;
said uniquely paired processors sharing data via a memory element associated with each unique pair of processors; and
each of said processors updating said memory elements to reflect the relationship among input variables received during a time trial. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
13. The system of claim 12 wherein the inner product C[DFP]x[DFP]Tx[DFP] is computed in a first step;
- and the inner product b[DFP]y[DFP]Ty[DFP] is computed in a second step.
-
14. The system of claim 9 wherein said matrix of elements are updated according to the equation:
-
15. The system of claim 9 wherein said matrix is a connection weight matrix used for predicting outputs based on input variables received.
-
16. The system of claim 9 further comprising a plurality of switching junctions for uniquely pairing each of said processors to every other processor of said system.
-
17. The apparatus of claim 16 wherein each of said switching junctions selectively connects each of said processors to only one other of said processors during a time interval, thereby forming multiple paired sets of said processors, for communicating said weighted values during a time interval.
-
18. The apparatus of claim 17 wherein each of said memory elements is individually coupled to a separate switching junction.
-
19. The apparatus of claim 17 wherein said switching junctions successively connect different sets of multiple paired sets of said processors during multiple time intervals.
-
20. The system of claim 19 wherein said switching junctions successively connect all possible combinations of said different sets of multiple paired sets of said processors in a minimum number of steps.
-
21. A computer processing system for computing a matrix of elements, comprising:
-
a plurality of processing units, each of said processing units operative to receive, during a time trial and in parallel, individual input values from an input vector e[IN];
an ordered array of memory elements associated with each processor, each of said memory elements defining elements of a symmetric matrix ω
;
each of said processors operative to be uniquely paired with every other processor of said computer system, thereby forming a processor pair ƒ and
g;
said uniquely paired processors sharing data via a memory element uniquely associated with each unique pair of processors; and
each of said processors computing said memory elements during a time trial by multiplying said input vector e[IN] by said symmetric matrix ω
.- View Dependent Claims (22, 23, 24, 25, 26)
-
-
27. A computer processing system for modifying the elements ω
- {ƒ
,ƒ
} of a connection weight matrix used to produce an output based on inputs received during a time trial, comprising;a plurality of processing units, each of said processing units operative to receive, during a time trial and in parallel, individual input variables from an input vector ω
<
ƒ
>
;
an ordered array of memory elements associated with each processor, each of said memory elements defining elements of a matrix ω
<
ƒ
,ƒ
>
, each of said memory elements containing values that are operative to define a relationship among received input variables and each of said memory elements operative to be modified by each of said processors;
each of said processors operative to be uniquely paired with every other processor of said computer system;
said uniquely paired processors sharing data via a memory element uniquely associated with each unique pair of processors; and
each of said processors updating said memory elements to reflect the relationship among input variables received during a time trial. - View Dependent Claims (28, 29, 30, 31, 32, 33, 34)
- {ƒ
-
35. A computer processing system for updating a matrix of elements for use in determining the relationship among a plurality of variables, comprising:
-
a plurality of processors, each of said processing units operative to receive, during a time trial and in parallel, individual input values from an input vector m[IN];
a plurality of interconnected conductors, operative to connect each of said processing units to every other processing unit of said system and operative to transfer weighted values among said processors;
a variance-covariance matrix of elements ν
associated with a processor, each of said memory elements being variance-covariance matrix values ν
defining elements of a matrix, each of said memory elements containing values that are operative to define a relationship among received input variables and each of said memory elements operative to be updated, by each of said processors, according to the equation;
- View Dependent Claims (36, 37, 38, 39, 40, 41)
-
-
42. A method for updating a matrix of elements for use in determining the relationship among a plurality of variables in a computer processing system, comprising:
-
receiving individual input values from an input vector m[IN]; and
updating a variance-covariance matrix of elements ν
associated with a processor according to the equation;
- View Dependent Claims (43)
-
-
44. A processing system for computing output values from input values received during a series of time trials, comprising:
-
a processing unit operative to receive an input vector comprising a plurality of input data values for each time trial;
a memory unit, connected to the processing unit, containing elements defining a connection weight matrix that is the inverse of a covariance matrix based on regression analysis applied to input data values received during prior time trials;
said processing unit operative to provide, during each time trial, one or more output values calculated as a function of the input data values for the time trial and the elements of the connection weight matrix; and
said processing unit operative to update the elements of the connection weight matrix, during each time trial, based on covariance relationships among the input values received during the time trial. - View Dependent Claims (45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60)
-
Specification