Reference-free clock generation and data recovery PLL
First Claim
Patent Images
1. An apparatus comprising:
- a first circuit configured to generate one or more first control signals having a first data rate in response to (i) an input signal having a second data rate and (ii) a clock signal having said first data rate;
a second circuit configured to generate one or more second control signals having said first data rate in response to (i) said input signal and (ii) said clock signal; and
a first logic circuit configured to generate said clock signal in response to (i) said one or more first control signals, (ii) said one or more second control signals and (iii) a third control signal, wherein one of said first control signals and said second control signals comprises a pump-up signal and another one of said first control signals and said second control signals comprises a pump-down signal.
4 Assignments
0 Petitions
Accused Products
Abstract
An apparatus comprising a first circuit, a second circuit, and a logic circuit. The first circuit may be configured to generate one or more first control signals having a first data rate in response to an input signal having a second data rate and a clock signal having the first data rate. The second circuit may be configured to generate one or more second control signals in response to the input signal and the clock signal. The first logic circuit may be configured to generate the clock signal in response to the one or more first control signals, the one or more second control signals and a third control signal.
-
Citations
19 Claims
-
1. An apparatus comprising:
-
a first circuit configured to generate one or more first control signals having a first data rate in response to (i) an input signal having a second data rate and (ii) a clock signal having said first data rate;
a second circuit configured to generate one or more second control signals having said first data rate in response to (i) said input signal and (ii) said clock signal; and
a first logic circuit configured to generate said clock signal in response to (i) said one or more first control signals, (ii) said one or more second control signals and (iii) a third control signal, wherein one of said first control signals and said second control signals comprises a pump-up signal and another one of said first control signals and said second control signals comprises a pump-down signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
a second logic circuit configured to generate said third control signal in response to (i) said one or more second control signals and (ii) said clock signal.
-
-
3. The apparatus according to claim 1, wherein said first circuit is further configured to generate an output signal having a second data rate.
-
4. The apparatus according to claim 1, wherein said first circuit comprises a digital linear phase detector and said second circuit comprises a digital frequency detector.
-
5. The apparatus according to claim 3, wherein said output signal comprises a re-timed data signal and said clock signal comprises a recovered clock signal.
-
6. The apparatus according to claim 2, wherein said second logic circuit comprises a gate and a counter, wherein said counter is configured to generate said third control signal.
-
7. The apparatus according to claim 6, wherein said counter is configured to (i) calculate a count signal and (ii) reset said count signal in response to said gate and said logic signal.
-
8. The apparatus according to claim 7, wherein said gate is configured to control said counter in response to said one or more second control signals.
-
9. The apparatus according to claim 8, wherein said first logic circuit is further configured to select either (i) said one or more first control signals or (ii) said one or more second control signals.
-
10. The apparatus according to claim 1, further comprising a third logic circuit configured to control said second logic circuit in response to (i) said first logic circuit, (ii) said control signal and (iii) said logic signal.
-
11. The apparatus according to claim 10, wherein said apparatus comprises a reference-less single active loop clock and data recovery PLL architecture.
-
12. The apparatus according to claim 1, wherein said first logic circuit comprises:
-
a multiplexer configured to receive said first and second control signals and present one or more selected control signals in response to said third control signal;
a charge pump filter configured to present a filter control signal in response to said selected control signals; and
a voltage controlled oscillator configured to generate said clock signal in response to said filter control signal.
-
-
13. An apparatus comprising:
-
means for generating one or more first control signals having a first data rate in response to (i) an input signal having a second data rate and (ii) a clock signal having said first data rate;
means for generating one or more second control signals having said first data rate in response to (i) said input signal and (ii) said clock signal; and
means for generating said clock signal in response to (i) said one or more first control signals, (ii) said one or more second control signals and (iii) a third control signal, wherein one of said first control signals and said second control signals comprises a pump-up signal and another one of said first control signals and said second control signals comprises a pump-down signal.
-
-
14. A method for reference-free clock generation and data recovery, comprising the steps of:
-
(A) generating one or more first control signals having a first data rate in response to (i) an input signal having a second data rate and (ii) a clock signal having said first data rate;
(B) generating one or more second control signals having said first data rate in response to (i) said input signal and (ii) said clock signal; and
(C) generating said clock signal in response to (i) said one or more first control signals, (ii) said one or more second control signals and (iii) a third control signal, wherein one of said first control signals and said second control signals comprises a pump-up signal and another one of said first control signals and said second control signals comprises a pump-down signal. - View Dependent Claims (15, 16, 17, 18, 19)
(D) generating said third control signal in response to said one or more second signals and said logic signal.
-
-
16. The method according to claim 14, wherein said output signal comprises a re-timed data signal and said clock signal comprises a recovered clock signal.
-
17. The method according to claim 15, wherein step (D) further comprises (i) calculating a count and (ii) resetting said count in response to said gate and said logic signal.
-
18. The method according to claim 14, wherein step (C) further comprises selecting either said one or more first control signals or said one or more second control signals.
-
19. The method according to claim 15, further comprising the step of:
(E) controlling said step (D) in response to (i) said third control signal and (ii) said clock signal.
Specification