CMOS image sensor with reduced fixed pattern noise
First Claim
Patent Images
1. A correlated double-sampling circuit for sampling an input signal received via an input line, the circuit comprising:
- a first switch which selectively couples (a) a junction of first terminals of a first capacitor and a second capacitor to (b) the input line, a second switch which selectively couples (c) an output node at a second terminal of the second capacitor to (d) a reference voltage, and a third switch which selectively conductively couples the output node to an output line.
6 Assignments
0 Petitions
Accused Products
Abstract
A correlated double-sampling circuit for sampling an input signal received from a pixel sensor circuit via an input line. According to one embodiment, a first switch selectively couples a junction of first terminals of a first capacitor and a second capacitor to the input line. A second switch selectively couples an output node coupled to a second terminal of the second capacitor to a reference voltage. A third switch selectively couples the output node to an output line.
-
Citations
19 Claims
-
1. A correlated double-sampling circuit for sampling an input signal received via an input line, the circuit comprising:
-
a first switch which selectively couples (a) a junction of first terminals of a first capacitor and a second capacitor to (b) the input line, a second switch which selectively couples (c) an output node at a second terminal of the second capacitor to (d) a reference voltage, and a third switch which selectively conductively couples the output node to an output line. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
the sample and hold signal, the clamp signal, and the column select signal are applied to that;
an initial input signal is applied to the junction and the reference voltage to the output node during an initial time period to provide a voltage across the second capacitor representative of the difference between the initial input signal and the reference voltage;
the output node is isolated from the reference voltage during a second time period so that the voltage at the output node changes in response to a change in the input signal; and
the junction is isolated from the input line during a third time period so that the voltage at the output node is represented as a net signal charge stored across the series combination of the first and second capacitors.
-
-
4. The circuit of claim 3, wherein the output line has an output line capacitance and is coupled to the reference voltage via a fourth switch to initially apply the reference voltage to the output line and to isolate the output line from the reference voltage thereafter.
-
5. The circuit of claim 4, wherein the sample and hold signal, the clamp signal, and the column select signal are applied so that, after the junction is isolated from the input line and the output line is isolated from the reference voltage, the output node is coupled to the output line to cause the voltage on the output line to change by an amount related to the change in the input signal.
-
6. The circuit of claim 4, wherein the capacitance of the series connection of the first and second capacitors is approximately equal to the output line capacitance.
-
7. The circuit of claim 1, wherein the output line has an output line capacitance and is coupled to the reference voltage via a fourth switch to apply the reference voltage to the output line.
-
8. The circuit of claim 7, wherein the output line capacitance comprises a parasitic capacitance of the output line.
-
9. The circuit of claim 1, wherein the second terminal of the first capacitor is coupled to ground.
-
10. The circuit of claim 1, wherein the input signal is received from a pixel sensor circuit via the input line.
-
11. A correlated double-sampling circuit for sampling an input signal received via an input line, comprising:
-
(a) a capacitor coupled at a first terminal to the input line and coupled at a second terminal to an output node;
(b) means for applying an initial voltage across the capacitor representative of the difference between an initial input signal and a reference voltage and for applying the reference voltage to the output node during an initial time period;
(c) means for isolating the output node from the reference voltage during a second time period; and
(d) means for coupling a change in the input signal to the first terminal of the capacitor, wherein the voltage at the output node changes in response to the change in the input signal. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
means for isolating the first terminal of the capacitor from the input line during a third time period; and
means for coupling the output node, after the first terminal of the capacitor is isolated from the input line and the output line is isolated from the reference voltage, to the output line to cause the voltage on the output line to change by an amount related to the change in the input signal.
-
Specification