Memory test device and method capable of achieving fast memory test without increasing chip pin number
First Claim
1. A memory test device comprising:
- issue means for issuing test pattern associated data for designating a test pattern;
expected value generating means for generating expected values of said test pattern designated by said test pattern associated data;
memory control means for issuing a test pattern read request to a memory in response to the test pattern associated data; and
comparing means for comparing said expected values with said test pattern which is read from said memory in response to the test pattern read request, and obtained by said comparing means through a data input/output bus.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory test device that issues a test pattern read request to a memory, captures test pattern signals placed by the memory on a data input/output bus in response to the test pattern read request, and compares the test pattern signals with their expected values. This can solve a problem involved in a conventional memory test device in that because the pin width of data pins is narrower than the bus width of the data input/output bus that connects a memory and a data bus controller, even if the memory reads test pattern signals in accordance with the width of the data input/output bus, the test pattern signals cannot be sent to the tester without being divided, and hence the tester cannot achieve the quick test of the memory.
-
Citations
20 Claims
-
1. A memory test device comprising:
-
issue means for issuing test pattern associated data for designating a test pattern;
expected value generating means for generating expected values of said test pattern designated by said test pattern associated data;
memory control means for issuing a test pattern read request to a memory in response to the test pattern associated data; and
comparing means for comparing said expected values with said test pattern which is read from said memory in response to the test pattern read request, and obtained by said comparing means through a data input/output bus. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A memory test method comprising the steps of:
-
issuing test pattern associated data for designating a test pattern;
generating expected values of said test pattern designated by said test pattern associated data;
issuing a test pattern read request to a memory in response to the test pattern associated data; and
comparing said expected values with said test pattern which is read from said memory in response to the test pattern read request, and obtained through a data input/output bus. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
generating said test pattern designated by said test pattern number, and supplying the data input/output bus with said test pattern; and
issuing a test pattern write request to said memory in response to said test pattern number.
-
-
16. The memory test method as claimed in claim 13, wherein the step of issuing test pattern associated data issues a data pattern as the test pattern associated data.
-
17. The memory test method as claimed in claim 16, further comprising the steps of:
-
generating said test pattern in accordance with the data pattern, and supplying the data input/output bus with said test pattern; and
issuing a test pattern write request to said memory in response to the data pattern.
-
-
18. The memory test method as claimed in claim 13, further comprising the step of disconnecting said data input/output bus from an internal data bus, when one of a read request and write request of said test pattern is issued to said memory.
-
19. The memory test method as claimed in claim 13, further comprising the step of identifying a defective bit of said memory from compared results of said test pattern with said expected values.
-
20. The memory test method as claimed in claim 19, further comprising the step of obtaining an LT (laser trimming) remedial address from the defective bit of said memory.
Specification