System and method for processor dual voltage detection and over stress protection
First Claim
1. A processor comprising:
- a first core powered by a first supply voltage;
a first input/output buffer coupled to said first core, said first input/output buffer powered by a second supply voltage different from said first power supply voltage;
a first pin adapted to indicate a first signal indicative of a value of each of said first supply voltage and said second supply voltage, wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage;
a second pin adapted to indicate a second signal indicative of a third voltage for said first supply voltage independent of said first signal; and
a third pin adapted to indicate a third signal indicative of a number of supply voltages required by said processor.
6 Assignments
0 Petitions
Accused Products
Abstract
Method and system for preventing electronic overstress during powering up a processor with voltage detection capabilities employing a mechanism for detecting the voltage requirements of the processor to be coupled into a motherboard and accordingly adjusts the power supply of the motherboard to the processor voltage requirements. The detection mechanism includes sensing of logic signals by sensing a voltage from one or more pins of the processor. Those pins are internally connected to ground or internally not connected thus facilitating sensing of logic signals prior to powering up the processor. The probed signals are used to control the power supplied to the processor by adjustment mechanisms applied to power regulator or programmable logic devices. Since the detection of the proper operating voltage requirements of the processor and the consequent adjustment of the voltage power to be supplied to the processor occur during the powering up of the processor, electrical over stress and potential damage of the processor are eliminated.
91 Citations
10 Claims
-
1. A processor comprising:
-
a first core powered by a first supply voltage;
a first input/output buffer coupled to said first core, said first input/output buffer powered by a second supply voltage different from said first power supply voltage;
a first pin adapted to indicate a first signal indicative of a value of each of said first supply voltage and said second supply voltage, wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage;
a second pin adapted to indicate a second signal indicative of a third voltage for said first supply voltage independent of said first signal; and
a third pin adapted to indicate a third signal indicative of a number of supply voltages required by said processor. - View Dependent Claims (2)
-
-
3. An apparatus comprising:
-
a voltage detection unit coupled to at least a first pin of a processor, wherein a first signal on said first pin is indicative of a value of each of a first supply voltage for a core section of said processor and a second supply voltage for an input/output buffer of said processor, said first supply voltage different from said second supply voltage, and wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage; and
a voltage control unit coupled to said voltage detection unit, wherein said voltage control unit is configured to selectively enable said first supply voltage and said second supply voltage, and wherein said voltage control unit is coupled to at least a second pin of said processor, wherein a second signal on said second pin is indicative of a number of supply voltages required by said processor, wherein said voltage control unit is configured to selectively enable said first supply voltage and said second supply voltage responsive to said second signal. - View Dependent Claims (4, 5, 6, 7, 8, 9)
-
-
10. A method comprising:
-
receiving a first signal from a first pin of a processor, said first signal indicative of a value of each of a first supply voltage for a core section of said processor and a second supply voltage for an input/output buffer of said processor, said first supply voltage different from said second supply voltage, wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage;
receiving a second signal on a second pin of said processor, said second signal indicative of said first supply voltage independent of said first signal;
adjusting said first supply voltage and said second supply voltage responsive to said first signal and said second signal; and
receiving a third signal on a third pin of said processor, said third signal indicative of a number of supply voltages required by said processor.
-
Specification