Display system having multiple memory elements per pixel
DCFirst Claim
Patent Images
1. A display matrix comprising:
- a plurality of display elements, each display element including a pixel;
a display circuit electrically connected to the pixel, the display circuit including a plurality of SRAM memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; and
peripheral control circuits electrically connected to the memory cells, the peripheral control circuits reading data from the memory cells, modifying the data, and writing the modified data to the memory cells.
15 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A display matrix is provided for forming a composite image from a series of sub-images. The display matrix includes a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel. Each display circuit includes a plurality of memory cells, and a selector for outputting to the pixel data from one memory cell at a time where the plurality of memory cells are non-addressably connected to the selector.
162 Citations
44 Claims
-
1. A display matrix comprising:
-
a plurality of display elements, each display element including a pixel;
a display circuit electrically connected to the pixel, the display circuit including a plurality of SRAM memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; and
peripheral control circuits electrically connected to the memory cells, the peripheral control circuits reading data from the memory cells, modifying the data, and writing the modified data to the memory cells. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
-
-
22. A display matrix comprising:
-
a plurality of display elements, each display element including a pixel;
a display circuit electrically connected to the pixel, the display circuit including a plurality of SRAM memory cells, and a selector permanently electrically connected to each of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; and
peripheral control circuits electrically connected to the memory cells, the peripheral control circuits reading data from the memory cells, modifying the data, and writing the modified data to the memory cells. - View Dependent Claims (23)
-
-
24. A display matrix comprising:
-
a substrate;
a plurality of pixels;
a plurality of display circuits, each display circuit positioned on a different region of the substrate, each display circuit electrically connected to a different pixel, each display circuit including a plurality of SRAM memory cells, and a selector connected to each of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time; and
peripheral control circuits electrically connected to the memory cells, the peripheral control circuits reading data from the memory cells, modifying the data, and writing the modified data to the memory cells.
-
-
25. A display matrix comprising:
-
a plurality of display elements, each display element including a pixel;
a display circuit electrically connected to the pixel, the display circuit including a plurality of SRAM memory cells, and a selector electrically connected to the plurality of memory cells for outputting to the pixel data from one memory cell at a time; and
peripheral control circuits electrically connected to the memory cells, the peripheral control circuits reading data from the memory cells, modifying the data, and writing the modified data to the memory cells;
wherein the memory cells are physically interdispersed among the selectors within the plurality of display elements.
-
-
26. A display system comprising:
-
a display matrix including a plurality of display elements, each display element including a pixel for forming a portion of a source object, a display circuit electrically connected to the pixel, the display circuit including a plurality of SRAM memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel date from one memory cell at a time;
peripheral control circuits electrically connected to the memory cells, the peripheral control circuits reading data from the memory cells, modifying the data, and writing the modified data to the memory cells;
a processor for controlling an operation of the peripheral control circuits. - View Dependent Claims (27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37)
-
-
38. A virtual image display system comprising:
-
a display matrix including a plurality of display elements, each display element including a pixel for forming a portion of a source object, and a display circuit electrically connected to the pixel, the display circuit including a plurality of SRAM memory cells, and a selector continuously electrically connected to more than one of the plurality of memory cells, the selector outputting to the pixel data from one memory cell at a time;
peripheral control circuits electrically connected to the memory cells, the peripheral control circuits reading data from the memory cells, modifying the data, and writing the modified data to the memory cells; and
one or more magnification optics for magnifying images formed by the display matrix. - View Dependent Claims (39)
-
-
40. A method for manipulating data initially stored in a display matrix which includes a plurality of display elements, each display element including a pixel, and a display circuit electrically connected to the pixel, the display circuit including a plurality of SRAM memory cells and a selector continuously electrically connected to more than one of the plurality of memory cells, the method comprising the steps of:
-
reading data from the memory cells to peripheral control circuits electrically connected to the memory cells;
modifying the data using the peripheral control circuits; and
writing the modified data to the memory cells. - View Dependent Claims (41, 42, 43, 44)
-
Specification