Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
First Claim
1. A method for generating expect digital signals for a series of applied digital signals having a known sequence to determine if applied digital signals are being properly captured, comprising:
- capturing a first group of the applied digital signals;
generating a group of expect digital signals from the captured first group of applied digital signals;
capturing a second group of the applied digital signals after the first group; and
determining the second group of applied digital signals was properly captured when the second captured group of applied digital signals corresponds to the generated group of expect digital signals.
2 Assignments
0 Petitions
Accused Products
Abstract
Expect data signals are generated for a series of applied data signals having a known sequence to determine if groups of these applied data signals have been properly captured. A first group of the applied data signals is captured, and a group of expect data signals are generated from the captured first group of applied data signals. A second group of the applied data signals are then captured after the first group. The second group of applied data signals are determined to have been properly captured when the second captured group of applied data signals corresponds to the group of expect data signals. In this way, when capture of the applied series of data signals is shifted in time from an expected initial capture point, subsequent captured groups of applied data signals are compared to their correct expected data signals in order to determine whether that group, although shifted in time, was nonetheless correctly captured. A pattern generator generates expect data signals in this manner, and this pattern generator may be utilized in a synchronization circuit to synchronize a plurality of clock signals. This pattern generator is suitable for use in synchronization circuits and a variety of integrated circuits, but is particularly well-suited for synchronizing command and data clocks applied to SLDRAMs.
240 Citations
19 Claims
-
1. A method for generating expect digital signals for a series of applied digital signals having a known sequence to determine if applied digital signals are being properly captured, comprising:
-
capturing a first group of the applied digital signals;
generating a group of expect digital signals from the captured first group of applied digital signals;
capturing a second group of the applied digital signals after the first group; and
determining the second group of applied digital signals was properly captured when the second captured group of applied digital signals corresponds to the generated group of expect digital signals. - View Dependent Claims (2, 3, 4, 5)
storing the four digital signals of the first group on respective first through fourth output nodes;
developing a first logic signal from the signal on the four output nodes;
developing a second logic signal from three of the four signals on the four output nodes;
coupling either the digital signal on the first output node or the complement of this digital signal to a first storage node responsive to the first logic signal to develop a first expect digital signal on the first storage node;
coupling either the digital signal on the second output node or the complement of this digital signal to a second storage node responsive to the second logic signal to develop the second expect data signal on the second storage node;
coupling either the data signal on the third output node or the complement of this data signal to a third storage node responsive to the data signal on the first output node and the data signal on the fourth output node to develop the third expect data signal on the third storage node;
coupling either the data signal on the fourth output node or the complement of this data signal to a fourth storage node responsive to the data signal on the first output node to develop the fourth expect data signal on the fourth storage node; and
coupling the first through fourth storage nodes to the first through fourth output nodes, respectively, to apply the four expect data signals on these respective nodes.
-
-
6. A method for synchronizing a clock signal applied on a clock terminal of an SLDRAM, comprising:
-
placing the SLDRAM in a synchronization mode;
applying the clock signal;
generating an internal clock signal responsive to the external clock signal, the internal clock signal having a phase relative to the external clock signal;
applying a repeating sequence of digital signals on each of a plurality of data terminals of the SLDRAM, each sequence having a known pattern;
capturing a group of digital signals on each of the data terminals responsive to the internal clock signal;
generating a series of expect data groups, each expect data group including a plurality of expect digital signals having values determined in response to the values of expect digital signals in the preceding expect data group, and the values of the digital signals in the first expect data group being determined responsive to digital signals from one of the captured groups of digital signals;
capturing a subsequent group of digital signals applied on the data terminals responsive to the internal clock signal;
comparing the digital signals in the subsequent group to the expect digital signals in the corresponding expect data group, and determining the subsequent group was successfully captured when each of the digital signals the subsequent group has its expected value;
storing the results of this comparison;
adjusting the phase of the clock signal;
repeating the acts of capturing a subsequent group of digital signals through adjusting the phase of the internal clock signal until a predetermined number of phases have been utilized for the internal clock signal; and
selecting a phase of the internal clock signal from one of stored phases that successfully captured the applied digital signals. - View Dependent Claims (7, 8, 9, 10)
-
-
11. A method of adaptively adjusting the phase of an internal clock signal relative to an external clock signal, the internal clock signal triggering a latch to store a digital signal, the method comprising:
-
repetitively applying digital signals to the latch in a known repeating sequence;
storing a first group of digital signals in the latch responsive to the internal clock signal having a first phase;
generating expected values for a next group of digital signals to be stored in the latch responsive to the stored first group of digital signals;
storing a second group of digital signals in the latch responsive to the internal clock signal having the first phase;
comparing the digital signals of the second group to their expected values to determine if the stored digital signals were successfully captured by the latch, and storing the results of this comparison;
repeating the acts of repetitively applying digital signals to comparing the digital signals for a plurality of phases of the internal clock signal; and
selecting a phase of the clock signal that caused the latch to store digital signals having the expected values. - View Dependent Claims (12, 13, 14, 15)
-
-
16. A method of adaptively adjusting the phase of an internal clock signal relative to an external clock signal, the internal clock signal triggering a latch to store a digital signal, the method comprising:
-
repetitively applying digital signals to the latch in a known repeating sequence;
storing a first group of digital signals in the latch responsive to the internal clock signal having a first phase;
generating an expect group of digital signals in response to the values of the stored first group of digital signals;
storing a next group of digital signals in the latch responsive to the internal clock signal having the first phase;
comparing the digital signals of the next group to their expected values to determine if the stored digital signals were successfully captured by the latch, and storing the results of this comparison;
adjusting the phase of the internal clock signal;
generating a next expect group of digital signals in response to the values of the current expect group of digital signals;
storing a next group of digital signals in the latch responsive to the internal clock signal having the adjusted phase;
comparing the digital signals of the next group to their expected values to determine if the stored digital signals were successfully captured by the latch, and storing the results of this comparison;
repeating adjusting the phase of the internal clock signal to comparing the digital signals of the next group for a plurality of phases of the internal clock signal; and
selecting a phase of the internal clock signal that caused the latch to store digital signals having the expected values. - View Dependent Claims (17, 18, 19)
-
Specification