Method and device for monitoring a computer system having at least two processors

• US 6,351,823 B1
• Filed: 11/05/1998
• Issued: 02/26/2002
• Est. Priority Date: 11/06/1997
• Status: Expired due to Fees

• Current Assignee: Robert Bosch GmbH
• Original Assignee: Robert Bosch GmbH
• Inventors: Winner, Hermann, Hellmann, Manfred, Lauxmann, Ralph, Mayer, Hermann
• Primary Examiner(s): Iqbal, Nadeem
• Application Number:
  US09/187,101
• Time in Patent Office: 1,209 Days
• Field of Search: 714/10, 714/2, 714/3, 714/8, 714/11, 714/12, 714/18, 714/25, 714/30, 714/32, 714/37, 714/39, 714/48, 712/9, 712/10, 709/208, 709/209, 710/20, 710/21
• US Class Current: 714/10
• CPC Class Codes: G06F 1/3203 Power management, i.e. event-based initiation of a power-saving mode
• CPC Class Codes: G06F 1/3293 by switching to a less power-consuming processor, e.g. sub-CPU
• CPC Class Codes: G06F 11/1633 using mutual exchange of the output between the redundant processing components
• CPC Class Codes: G06F 11/1637 using additional compare functionality in one or some but not all of the redundant processing components
• CPC Class Codes: G06F 11/1654 where the output of only one of the redundant processing components can drive the attached hardware, e.g. memory or I/O
• CPC Class Codes: Y02D 10/00 Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

A method and a device for monitoring a computer system which includes at least two processors. A first processor of the at least two processors monitors at least a second processor for correct functioning, by monitoring output signals of the second processor or the variables derived from it, at least with regard to their temporal sequence, their content, or their signal (wave) form. A relay of the output signals of the second processor to further units is blocked when the first processor, separately from the second processor, is placed in an energy-conserving operating mode.

Claims

1. A method for monitoring a computer system, the computer system including at least two processors, the at least two processors including a first processor and a second processor, the method comprising the steps of:

generating output signals from the second processor;

monitoring particular characteristics of the output signals with the first processor to determine whether the second processor is operating correctly, the particular characteristics including one of a temporal sequence, a content and a signal form of the output signals; and

blocking a relay of the output signals to at least one further unit when the first processor is placed in an energy-conserving operating mode independently from the second processor.

2. The method according to claim 1, further comprising the steps of:

reciprocally testing the first and second processors to determine whether an error occurred in at least one of the first processor and the second processor; and

with the first processor, unblocking the relay of the output signals when the first processor is placed in a normal operating mode and if the error did not occur during the testing step.

3. The method according to claim 1, further comprising the step of:

transmitting particular information to the at least one further unit to determine whether the output signals from the second processor are suppressed.

4. The method according to claim 1, wherein the computer system includes a control unit for a motor vehicle.

5. A device for monitoring a computer system, the computer system including at least two processors, the at least two processors including a first processor and a second processor, the device comprising:

a first arrangement utilized by the first processor to monitor an operation of the second processor;

a second arrangement placing the first processor in an energy-conserving operating mode independently from the second processor; and

a third arrangement driven by the first processor and suppressing output signals generated by the second processor.

6. The device according to claim 5, wherein the second processor is coupled to at least one further unit, and further comprising:

a fourth arrangement providing a signal to the at least one further unit indicating whether the output signals generated by the second processor are suppressed.

7. The device according to claim 5, wherein the second arrangement is activated by the second processor.

8. The device according to claim 5,

wherein the first processor includes a signal processor which prepares received test signals, and

wherein the second processor includes a control-signal evaluating processor which evaluates control signals as a function of the received test signals prepared by the first processor.

9. The device according to claim 8,

wherein the signal processor is contained in a distance sensor, and

wherein the control-signal evaluating processor includes a driving speed control processor.

10. The device according to claim 5, wherein the computer system includes a control unit for a motor vehicle.