Method and apparatus for disabling a clock signal within a multithreaded processor
First Claim
Patent Images
1. A method including:
- maintaining an indication of a pending event with respect to each of multiple threads supported within a multithreaded processor;
maintaining an indication of an active or inactive state for each of the multiple threads supported within the multithreaded processor;
detecting a clock disable condition indicated by the indication of no pending events with respect to each of the multiple threads and an inactive state for each of the multiple threads; and
disabling a clock signal, if enabled, with respect to at least one functional unit within the multithreaded processor responsive to the detection of the clock disable condition.
1 Assignment
0 Petitions
Accused Products
Abstract
A method includes maintaining an indication of a pending event with respect to each of a number of threads supported within a multithreaded processor. An indication is also maintained of an active or inactive state for each of the multiple threads. A clock disable condition is detected. This clock disable condition may be indicated by the absence of pending events with respect to each of the multiple threads and an inactive state for each of the multiple threads. A clocks signal, if enabled, is then disabled with respect to at least one functional unit within the multithreaded processor responsive to the detection of the clock disable condition.
133 Citations
25 Claims
-
1. A method including:
-
maintaining an indication of a pending event with respect to each of multiple threads supported within a multithreaded processor;
maintaining an indication of an active or inactive state for each of the multiple threads supported within the multithreaded processor;
detecting a clock disable condition indicated by the indication of no pending events with respect to each of the multiple threads and an inactive state for each of the multiple threads; and
disabling a clock signal, if enabled, with respect to at least one functional unit within the multithreaded processor responsive to the detection of the clock disable condition. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. Apparatus comprising:
-
a pending event indicator that maintains an indication of a pending event with respect to each of multiple threads supported within a multithreaded processor;
an active thread indicator that maintains an indication of an active or inactive state for each of the multiple threads supported within the multithreaded processor; and
clock control logic to detect a clock disable condition indicated by the indication of no pending events with respect to each of the multiple threads and an inactive state with respect to each of the multiple threads, and to disable a clock signal with respect to at least one functional unit within the multithreaded processor responsive to the detection of the clock disable condition. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23)
-
-
24. Apparatus comprising:
-
first means for maintaining an indication of a pending event with respect to each of multiple threads supported within a multithreaded processor;
second means for maintaining an indication of an active or inactive state for each of the multiple threads supported within the multithreaded processor; and
third means for detecting a clock disable condition indicated by the indication of no pending events with respect to each of the multiple threads and an inactive state with respect to each of the multiple threads, and for disabling a clock signal with respect to at least one functional unit within the multithreaded processor responsive to the detection of the clock disable condition.
-
-
25. A machine-readable medium including a sequence of instructions that when executed by a machine, cause the machine to:
-
maintain an indication of a pending event with respect to each of multiple threads supported within a multithreaded processor;
maintain an indication of an active or inactive state for each of the multiple threads supported within the multithreaded processor;
detect a clock disable condition indicated by the indication of no pending events with respect to each of the multiple threads and an inactive state for each of the multiple threads; and
disable a clock signal, if enabled, with respect to at least one functional unit within the multithreaded processor responsive to the detection of the clock disable condition.
-
Specification