Method for incremental timing analysis
First Claim
1. A method for performing a timing analysis on an electronic design, the method comprising:
- (a) storing timing results of a first timing analysis performed on a first electronic design;
(b) modifying a portion of the first electronic design to form a second electronic design containing a modified portion and an unmodified portion;
(c) identifying an affected portion of the second electronic design where the timing results may have been locally changed as a result of the modification; and
(d) performing a second timing analysis comprising;
(i) calculating a local timing result for the affected portion of the second electronic design; and
(ii) calculating an overall timing result of the second electronic design by using the local timing result together with an unmodified timing result of the first electronic design for that portion of the first electronic design outside of the affected portion of the second electronic design.
1 Assignment
0 Petitions
Accused Products
Abstract
An “incremental” timing analysis or simulation uses much of the results of a previous timing simulation. The previous timing results were obtained for a previous electronic design which was slightly modified by the designer. The portion of the design affected by the modification is identified and its timing is recalculated. The timing for the remainder of the design is left as is from the previous design. The boundaries of the region affected by the design modification may be determined by various methods. If the timing analysis is performed at an early stage in the overall design process, the method chosen may be relatively simple; i.e., it need not account for load, parasitic capacitance, etc.
-
Citations
37 Claims
-
1. A method for performing a timing analysis on an electronic design, the method comprising:
-
(a) storing timing results of a first timing analysis performed on a first electronic design;
(b) modifying a portion of the first electronic design to form a second electronic design containing a modified portion and an unmodified portion;
(c) identifying an affected portion of the second electronic design where the timing results may have been locally changed as a result of the modification; and
(d) performing a second timing analysis comprising;
(i) calculating a local timing result for the affected portion of the second electronic design; and
(ii) calculating an overall timing result of the second electronic design by using the local timing result together with an unmodified timing result of the first electronic design for that portion of the first electronic design outside of the affected portion of the second electronic design. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. An electronic design automation system comprising:
-
a fitter which fits logic onto a target hardware device; and
a timing analyzer including;
(i) a delineator which identifies an affected region of a modified design where timing may have been locally changed as a result of a modification from a previous design, and (ii) a timer which calculates the timing at nodes within the affected region. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25)
-
-
26. A machine readable medium comprising instructions for performing a timing analysis on an electronic design, the instructions comprising:
-
(a) storing timing results of a first timing analysis performed on a first electronic design;
(b) modifying a portion of the first electronic design to form a second electronic design containing a modified portion and an unmodified portion;
(c) identifying an affected portion of the second electronic design where the timing results may have been locally changed as a result of the modification; and
(d) performing a second timing analysis comprising;
(i) calculating a local timing result for the affected portion of the second electronic design; and
(ii) calculating an overall timing result of the second electronic design by using the local timing result together with an unmodified timing result of the first electronic design for that portion of the first electronic design outside of the affected portion of the second electronic design. - View Dependent Claims (27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37)
-
Specification