LVDS interface incorporating phase-locked loop circuitry for use in programmable logic device
First Claim
1. An LVDS input interface for a programmable logic device, said programmable logic device having a plurality of signal conductors, said LVDS interface comprising:
- a pair of input terminals for accepting an input LVDS signal;
an LVDS differential input driver for converting said input LVDS signal into a data signal comprising a serial stream of data bits;
a number of shift registers, said number of shift registers having a shift register input for accepting said serial stream of data bits, each of said shift registers having a shift register output;
said number of second registers, each register in said number of second registers having an input coupled to one of said shift register outputs and having a registered output coupled to one of said signal conductors; and
an input phase-locked loop circuit for generating first and second input clock signals having first and second input clock rates, said first input clock rate being a multiple of said second input clock rate, said multiple being equal to said number;
wherein;
said first input clock signal controls shifting of said serial stream of data bits into said first shift registers; and
said second input clock signal controls registration of said data bits from said inputs of said second registers to said outputs of said second registers;
whereby;
on each one cycle of said second clock signal;
an existing set of said number of data bits previously applied by said shift register outputs to said inputs of said second registers are registered to said outputs of said second registers for conduction onto said signal conductors; and
said first input clock signal goes through said number of cycles, clocking a new set of said number of data bits into said shift registers, whence they are conducted to said inputs of said second registers.
0 Assignments
0 Petitions
Accused Products
Abstract
An LVDS interface for a programmable logic device uses phase-locked loop (“PLL”) circuits to provide data clocks for data input and output. The PLL clocks are highly accurate and each includes a multiply-by-W counter so that a multiplied and an unmultiplied clock are available. The multiplied clock is used to clock data into or out of a shift register chain serially. The unmultiplied clock is used to load or read the registers in the shift register chain in parallel. Providing both the multiplied and unmultiplied clocks from a single PLL assures that the clocks are in proper phase relationship so that the serial inputting or outputting, and the parallel loading or unloading, are properly synchronized.
-
Citations
35 Claims
-
1. An LVDS input interface for a programmable logic device, said programmable logic device having a plurality of signal conductors, said LVDS interface comprising:
-
a pair of input terminals for accepting an input LVDS signal;
an LVDS differential input driver for converting said input LVDS signal into a data signal comprising a serial stream of data bits;
a number of shift registers, said number of shift registers having a shift register input for accepting said serial stream of data bits, each of said shift registers having a shift register output;
said number of second registers, each register in said number of second registers having an input coupled to one of said shift register outputs and having a registered output coupled to one of said signal conductors; and
an input phase-locked loop circuit for generating first and second input clock signals having first and second input clock rates, said first input clock rate being a multiple of said second input clock rate, said multiple being equal to said number;
wherein;
said first input clock signal controls shifting of said serial stream of data bits into said first shift registers; and
said second input clock signal controls registration of said data bits from said inputs of said second registers to said outputs of said second registers;
whereby;
on each one cycle of said second clock signal;
an existing set of said number of data bits previously applied by said shift register outputs to said inputs of said second registers are registered to said outputs of said second registers for conduction onto said signal conductors; and
said first input clock signal goes through said number of cycles, clocking a new set of said number of data bits into said shift registers, whence they are conducted to said inputs of said second registers. - View Dependent Claims (2, 3, 4, 5, 6, 7)
a clock input terminal for accepting an input clock signal having an input frequency;
a phase/frequency detector having a signal input connected to said clock input terminal, a phase detection input and a signal output;
a charge pump having a pump input connected to said signal output of said phase/frequency detector and having a pump output;
a low-pass filter having a filter input connected to said pump output and having a filter output;
a voltage-controlled oscillator having an oscillator input connected to said filter output, and an oscillator output which is a first clock output of said phase-locked loop;
a feedback loop feeding a feedback signal back to said phase detection input, said feedback loop comprising a feedback-scale counter loaded with said number, causing said oscillator output to have an output frequency equal to said input frequency multiplied by said number; and
a bypass output from said feedback loop downstream of said counter, for providing a second clock output of said phase-locked loop, said second clock output being in phase-locked relationship with said first clock output but having a frequency equal to said input frequency.
-
-
8. An LVDS output interface for a programmable logic device, said programmable logic device having a plurality of signal conductors, said interface comprising:
-
a number of first registers, each register in said number of first registers having an input coupled to one of said signal conductors and having a registered output;
said number of shift registers, each shift register in said number of shift registers having an input coupled to one of said registered outputs, said number of shift registers having a shift register output for providing a serial stream of data bits;
an output phase-locked loop circuit for generating first and second output clock signals having first and second output clock rates, said second output clock rate being a multiple of said first output clock rate, said multiple being equal to said number;
an LVDS differential output driver for converting said serial stream of data bits into an output LVDS signal; and
a pair of output terminals for providing said output LVDS signal;
wherein;
said first output clock signal controls registration of said data bits from said inputs of said first registers to said registered outputs, whence they are conducted to said inputs of said shift registers; and
said second output clock signal controls shifting of said data bits out of said shift registers as said serial stream of data bits;
whereby;
on each one cycle of said first output clock signal;
said second output clock signal goes through said number of cycles, clocking a set of said number of data bits out of said shift registers as said serial stream of data bits; and
an existing set of said number of data bits previously conducted by said signal conductors into said first registers are registered to said registered outputs of said first registers whence they are conducted to said shift registers, while a new set of said number of data bits are conducted into said inputs of said first registers by said signal conductors. - View Dependent Claims (9, 10, 11, 12, 13, 14)
a clock input terminal for accepting an input clock signal having an input frequency;
a phase/frequency detector having a signal input connected to said clock input terminal, a phase detection input and a signal output;
a charge pump having a pump input connected to said signal output of said phase/frequency detector and having a pump output;
a low-pass filter having a filter input connected to said pump output and having a filter output;
a voltage-controlled oscillator having an oscillator input connected to said filter output, and an oscillator output which is a first clock output of said phase-locked loop;
a feedback loop feeding a feedback signal back to said phase detection input, said feedback loop comprising a feedback-scale counter loaded with said number, causing said oscillator output to have an output frequency equal to said input frequency multiplied by said number; and
a bypass output from said feedback loop downstream of said counter, for providing a second clock output of said phase-locked loop, said second clock output being in phase-locked relationship with said first clock output but having a frequency equal to said input frequency.
-
-
15. A programmable logic device comprising:
-
a plurality of programmable logic regions;
a plurality of conductors for conducting signals to, from and among said plurality of programmable logic regions; and
an LVDS input interface comprising;
a pair of input terminals for accepting an input LVDS signal, an LVDS differential input driver for converting said input LVDS signal into a data signal comprising a serial stream of input data bits, a first number of input shift registers, said first number of input shift registers having an input shift register input for accepting said serial stream of input data bits, each of said input shift registers having an input shift register output, said first number of second input registers, each register in said first number of second input registers having an input coupled to one of said input shift register outputs and having a registered output coupled to one of said signal conductors, and an input phase-locked loop circuit for generating first and second input clock signals having first and second input clock rates, said first input clock rate being a first multiple of said second input clock rate, said first multiple being an integer at most equal to said first number;
wherein;
said first input clock signal controls shifting of said serial stream of input data bits into said input shift registers; and
said second input clock signal controls registration of said input data bits from said inputs of said second input registers to said outputs of said second input registers;
whereby;
on each one cycle of said second clock signal;
an existing set of said first number of input data bits previously applied by said input shift register outputs to said inputs of said second input registers are registered to said outputs of said second input registers for conduction onto said signal conductors; and
said first input clock signal goes through said first multiple of cycles, clocking a new set of said first multiple of input data bits into said input shift registers, whence they are conducted to said inputs of said second input registers. - View Dependent Claims (16, 17, 18, 21, 22, 24, 25, 26, 27, 28, 29)
an input clock input terminal for accepting an input clock input signal having an input clock input frequency;
an input phase/frequency detector having a signal input connected to said input clock input terminal, an input phase detection input and an input signal output;
an input charge pump having an input pump input connected to said input signal output of said input phase/frequency detector and having an input pump output;
an input low-pass filter having an input filter input connected to said input pump output and having an input filter output;
an input voltage-controlled oscillator having an input oscillator input connected to said input filter output, and an input oscillator output which is a first input clock output of said input phase-locked loop;
an input feedback loop feeding an input feedback signal back to said input phase detection input, said input feedback loop comprising an input feedback-scale counter loaded with said first multiple, causing said input oscillator output to have an input clock output frequency equal to said input clock input frequency multiplied by said first multiple; and
a first bypass output from said input feedback loop downstream of said input feedback-scale counter, for providing a second input clock output of said input phase-locked loop, said second input clock output being in phase-locked relationship with said first input clock output but having a frequency equal to said input frequency.
-
-
17. The programmable logic device of claim 15 further comprising an LVDS output interface comprising:
-
a second number of first output registers, each register in said second number of first output registers having an input coupled to one of said signal conductors and having a registered output;
said second number of output shift registers, each output shift register in said second number of output shift registers having an input coupled to one of said output register registered outputs, said second number of output shift registers having an output shift register output for providing a serial stream of output data bits;
an output phase-locked loop circuit for generating first and second output clock signals having first and second output clock rates, said second output clock rate being a second multiple of said first output clock rate, said second multiple being an integer at most equal to said second number;
an LVDS differential output driver for converting said serial stream of output data bits into an output LVDS signal; and
a pair of output terminals for providing said output LVDS signal;
wherein;
said first output clock signal controls registration of said output data bits from said inputs of said first output registers to said output register registered outputs, whence they are conducted to said inputs of said output shift registers; and
said second output clock signal controls shifting of said output data bits out of said output shift registers as said serial stream of output data bits;
whereby;
on each one cycle of said first output clock signal;
said second output clock signal goes through said second multiple of cycles, clocking a set of said second multiple of output data bits out of said output shift registers as said serial stream of output data bits; and
an existing set of said second multiple of output data bits previously conducted by said signal conductors into said first output registers are registered to said registered outputs of said first output registers whence they are conducted to said output shift registers, while a new set of said second multiple of data bits are conducted into said inputs of said first output registers by said signal conductors.
-
-
18. The programmable logic device of claim 17 wherein said output phase-locked loop circuit comprises:
-
an output clock input terminal for accepting an output clock input signal having an output clock input frequency;
an output phase/frequency detector having an output signal input connected to said output clock input terminal, an output phase detection input and an output signal output;
an output charge pump having an output pump input connected to said signal output of said output phase/frequency detector and having an output pump output;
an output low-pass filter having an output filter input connected to said output pump output and having an output filter output;
an output voltage-controlled oscillator having an output oscillator input connected to said output filter output, and an output oscillator output which is a first clock output of said output phase-locked loop;
an output feedback loop feeding back an output feedback signal to said output phase detection input, said output feedback loop comprising an output feedback-scale counter loaded with said second multiple, causing said output oscillator output to have an output clock output frequency equal to said output clock input frequency multiplied by said second multiple; and
an output bypass output from said output feedback loop downstream of said output feedback-scale counter, for providing a second clock output of said output phase-locked loop, said second clock output of said output phase-locked loop being in phase-locked relationship with said first clock output of said output phase-locked loop but having a frequency equal to said output clock input frequency.
-
-
21. A digital processing system comprising:
-
processing circuitry;
a memory coupled to said processing circuitry; and
a programmable logic device as defined in claim 15 coupled to the processing circuitry and the memory.
-
-
22. A digital processing system comprising:
-
processing circuitry;
a memory coupled to said processing circuitry; and
a programmable logic device as defined in claim 17 coupled to the processing circuitry and the memory.
-
-
24. A printed circuit board on which is mounted a programmable logic device as defined in claim 15.
-
25. The printed circuit board defined in claim 24 further comprising:
a memory mounted on the printed circuit board and coupled to the memory circuitry.
-
26. The printed circuit board defined in claim 24 further comprising:
processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.
-
27. A printed circuit board on which is mounted a programmable logic device as defined in claim 17.
-
28. The printed circuit board defined in claim 27 further comprising:
a memory mounted on the printed circuit board and coupled to the memory circuitry.
-
29. The printed circuit board defined in claim 27 further comprising:
processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.
-
19. A programmable logic device comprising:
-
a plurality of programmable logic regions;
a plurality of conductors for conducting signals to, from and among said plurality of programmable logic regions; and
an LVDS output interface comprising;
a number of first registers, each register in said number of first registers having an input coupled to one of said signal conductors and having a registered output, said number of shift registers, each shift register in said number of shift registers having an input coupled to one of said registered outputs, said number of shift registers having a shift register output for providing a serial stream of data bits;
an output phase-locked loop circuit for generating first and second output clock signals having first and second output clock rates, said second output clock rate being a multiple of said first output clock rate, said multiple being an integer at most equal to said number, an LVDS differential output driver for converting said serial stream of data bits into an output LVDS signal, and a pair of output terminals for providing said output LVDS signal;
wherein;
said first output clock signal controls registration of said data bits from said inputs of said first registers to said registered outputs, whence they are conducted to said inputs of said shift registers; and
said second output clock signal controls shifting of said data bits out of said shift registers as said serial stream of data bits;
whereby;
on each one cycle of said first output clock signal;
said second output clock signal goes through said multiple of cycles, clocking a set of said multiple of data bits out of said shift registers as said serial stream of data bits; and
an existing set of said multiple of data bits previously conducted by said signal conductors into said first registers are registered to said registered outputs of said first registers whence they are conducted to said shift registers, while a new set of said multiple of data bits are conducted into said inputs of said first registers by said signal conductors. - View Dependent Claims (20, 23, 30, 31, 32)
a clock input terminal for accepting a clock input signal having a clock input frequency;
a phase/frequency detector having a signal input connected to said clock input terminal, a phase detection input and a signal output;
a charge pump having a pump input connected to said signal output of said phase/frequency detector and having a pump output;
a low-pass filter having a filter input connected to said pump output and having a filter output;
a voltage-controlled oscillator having an oscillator input connected to said filter output, and an oscillator output which is a first clock output of said phase-locked loop;
a feedback loop feeding back a feedback signal to said phase detection input, said feedback loop comprising a feedback-scale counter loaded with said multiple, causing said oscillator output to have a clock output frequency equal to said clock input frequency multiplied by said multiple; and
a bypass output from said feedback loop downstream of said feedback-scale counter, for providing a second clock output of said phase-locked loop, said second clock output of said phase-locked loop being in phase-locked relationship with said first clock output of said phase-locked loop but having a frequency equal to said clock input frequency.
-
-
23. A digital processing system comprising:
-
processing circuitry;
a memory coupled to said processing circuitry; and
a programmable logic device as defined in claim 19 coupled to the processing circuitry and the memory.
-
-
30. A printed circuit board on which is mounted a programmable logic device as defined in claim 19.
-
31. The printed circuit board defined in claim 30 further comprising:
a memory mounted on the printed circuit board and coupled to the memory circuitry.
-
32. The printed circuit board defined in claim 30 further comprising:
processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.
-
33. An LVDS input/output interface or a programmable logic device, said programmable logic device having a plurality of signal conductors, said LVDS interface comprising:
-
a pair of input/output terminals for an LVDS signal;
an LVDS differential driver for converting between said LVDS signal and a data signal comprising a serial stream of data bits;
a number of shift registers, said number of shift registers having a serial terminal for said serial stream of data bits, each of said shift registers having a shift register terminal;
said number of second registers, each register in said number of second registers having a first terminal coupled to one of said shift register terminals and having a second terminal coupled to one of said signal conductors; and
a phase-locked loop circuit for generating first and second clock signals having first and second clock rates, said first clock rate being a multiple of said second clock rate, said multiple being equal to said number;
wherein;
said first clock signal controls shifting of said serial stream of data bits through said first shift registers; and
said second clock signal controls registration of said data bits from one of said first and second terminals of said second registers to another of said first and second terminals of said second registers;
whereby;
on each one cycle of said second clock signal;
a first set of said number of data bits is registered from one of said first and second terminals of each of said second registers to another of said first and second terminals of said second registers; and
said first clock signal goes through said number of cycles, clocking a second set of said number of data bits through said shift registers and said shift register terminal.
-
-
34. A programmable logic device comprising:
-
a plurality of programmable logic regions;
a plurality of conductors for conducting signals to, from and among said plurality of programmable logic regions; and
an LVDS input/output interface comprising;
a pair of terminals for an LVDS signal, an LVDS differential driver for converting between said LVDS signal and a data signal comprising a serial stream of data bits at a first data rate, a phase-locked loop circuit for generating first and second clock signals having first and second clock rates, said first clock rate being said multiple of said second clock rate, and a serial-to-parallel/parallel-to-serial converter using said first and second clock signals for converting between said serial stream of data bits at said first data rate and a number of parallel streams of data bits at a second data rate, said first data rate being a multiple of said second data rate, said multiple being equal to said number. - View Dependent Claims (35)
a number of shift registers, said number of shift registers having a serial terminal for said serial stream of data bits, each of said shift registers having a shift register terminal; and
said number of second registers, each register in said number of second registers having a first terminal coupled to one of said shift register terminals and having a second terminal coupled to one of said signal conductors;
wherein;
on each one cycle of said second clock signal;
a first set of said number of data bits is registered from one of said first and second terminals of each of said second registers to another of said first and second terminals of said second registers; and
said first clock signal goes through said number of cycles, clocking a second set of said number of data bits through said shift registers and said shift register terminal.
-
Specification