Electronic system with self-test function and simulation circuit for electronic system
First Claim
1. An electronic system with a self-test function comprising:
- a pseudo-random test pattern generator for serially outputting data constituting a pseudo-random test pattern;
a scan-path circuit for capturing the pseudo-random test pattern by receiving the data serially output from the pseudo-random test pattern generator, for supplying the pseudo-random test pattern in parallel to a tested circuit, for receiving in parallel an operation result of the tested circuit, and for serially outputting data constituting the operation result;
a data compression circuit for compressing the operation result by receiving the data serially output from said scan-path circuit; and
a memory for storing, when said pseudo-random test pattern generator begins to serially output the data constituting the pseudo-random test pattern, a seed of a 1-bit shifted pseudo-random test pattern that is obtained by shifting the pseudo-random test pattern that is obtained by shifting the pseudo-random test pattern by one bit, wherein said pseudo-random test pattern generator serially supplies said scan-path circuit with data constituting the 1-bit shifted pseudo-random test pattern when said scan-path circuit loads the operation result of the tested circuit in parallel.
1 Assignment
0 Petitions
Accused Products
Abstract
An electronic system with a self-test function has a pseudo-random test pattern generator that serially generates data constituting a pseudo-random test pattern, and stores a 1-bit shifted pseudo-random test pattern obtained by shifting the pseudo-random test pattern by one bit. When a scan-path circuit supplies the pseudo-random test pattern to a tested circuit which carries out an operation based on the pseudo-random test pattern, and then loads an operation result of the tested circuit, the 1-bit shifted pseudo-random test pattern is supplied to the tested circuit as the next pseudo-random test pattern. This makes it possible to solve a problem of a conventional electronic system in that it takes a long time to evaluate the operation results of the tested circuit because it takes at least (1+n)×m clock cycles, where m is the number of pseudo-random test patterns supplied to the tested circuit and n is the number of stages of the scan-path circuit.
-
Citations
5 Claims
-
1. An electronic system with a self-test function comprising:
-
a pseudo-random test pattern generator for serially outputting data constituting a pseudo-random test pattern;
a scan-path circuit for capturing the pseudo-random test pattern by receiving the data serially output from the pseudo-random test pattern generator, for supplying the pseudo-random test pattern in parallel to a tested circuit, for receiving in parallel an operation result of the tested circuit, and for serially outputting data constituting the operation result;
a data compression circuit for compressing the operation result by receiving the data serially output from said scan-path circuit; and
a memory for storing, when said pseudo-random test pattern generator begins to serially output the data constituting the pseudo-random test pattern, a seed of a 1-bit shifted pseudo-random test pattern that is obtained by shifting the pseudo-random test pattern that is obtained by shifting the pseudo-random test pattern by one bit, wherein said pseudo-random test pattern generator serially supplies said scan-path circuit with data constituting the 1-bit shifted pseudo-random test pattern when said scan-path circuit loads the operation result of the tested circuit in parallel. - View Dependent Claims (2, 3, 4, 5)
-
Specification