Single platform electronic tester
First Claim
1. An electronic tester, comprising:
- a test head to couple to a device under test, wherein the device under test can be system-on-a-chip integrated circuit, a mixed signal integrated circuit, a digital integrated circuit, or an analog integrated circuit;
digital test circuitry that applies digital test signals to the device under test coupled to the test head and receives digital outputs from the device under test in response to the digital test signals;
analog test circuitry that applies analog test signals to the device under test coupled to the test head and receives analog outputs from the device under test in response to the analog test signals;
memory test circuitry that applies memory test patterns to the device under test coupled to the test head and receives memory outputs from the device under test in response to the memory test patterns;
a tester computer that supervises the application of digital, analog, and memory test signals from the digital test circuitry, analog test circuitry, and memory test circuitry to the device under test such that signals applied to the device under test can be solely digital test signals, solely analog test signals, solely memory test signals, or mixed digital, analog, and memory test signals, wherein the test head, the digital test circuitry, the analog test circuitry, the memory test circuitry, and the tester computer are operable as a single platform, wherein the digital test signals, the analog test signals, and the memory test patterns can be applied serially or concurrently to the device under test.
13 Assignments
0 Petitions
Accused Products
Abstract
An electronic tester with digital, and analog, and memory test circuitry on a single platform. A test head is coupled to a device under test. The device under test can be a system-on-a-chip integrated circuit, a mixed signal integrated circuit, a digital integrated circuit, or an analog integrated circuit. Digital test circuitry applies digital test signals to the device under test coupled to the test head and receives digital outputs from the device under test in response to the digital test signals. Analog test circuitry applies analog test signals to the device under test coupled to the test head and receives analog outputs from the device under test in response to the analog test signals. Memory test circuitry applies memory test patterns to the device under test coupled to the test head and receives memory outputs from the device under test in response to the memory test patterns. A tester computer supervises the application of digital, analog, and memory test signals from the digital, analog, and memory test circuitry to the device under test such that signals applied to the device under test can be solely digital test signals, solely analog test signals, solely memory test signals, or mixed digital, analog, and memory test signals. The test head, the digital test circuitry, the analog test circuitry, the memory test circuitry, and the computer are operable as a single platform.
121 Citations
11 Claims
-
1. An electronic tester, comprising:
-
a test head to couple to a device under test, wherein the device under test can be system-on-a-chip integrated circuit, a mixed signal integrated circuit, a digital integrated circuit, or an analog integrated circuit;
digital test circuitry that applies digital test signals to the device under test coupled to the test head and receives digital outputs from the device under test in response to the digital test signals;
analog test circuitry that applies analog test signals to the device under test coupled to the test head and receives analog outputs from the device under test in response to the analog test signals;
memory test circuitry that applies memory test patterns to the device under test coupled to the test head and receives memory outputs from the device under test in response to the memory test patterns;
a tester computer that supervises the application of digital, analog, and memory test signals from the digital test circuitry, analog test circuitry, and memory test circuitry to the device under test such that signals applied to the device under test can be solely digital test signals, solely analog test signals, solely memory test signals, or mixed digital, analog, and memory test signals, wherein the test head, the digital test circuitry, the analog test circuitry, the memory test circuitry, and the tester computer are operable as a single platform, wherein the digital test signals, the analog test signals, and the memory test patterns can be applied serially or concurrently to the device under test. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. An electronic tester, comprising:
-
means for applying digital test signals to a device under test and receiving digital outputs from the device under test in response to the digital test signals;
means for applying analog test signals to the device under test and receiving analog outputs from the device under test in response to the analog test signals;
means for applying memory test patterns to the device under test and receiving memory outputs from the device under test in response to the memory test patterns;
computing means for supervising the application of digital, analog, and memory test signals to the device under test by the means for applying digital test signals, analog test signals, and memory test patterns, wherein the device under test can be a system-on-a-chip integrated circuit, a mixed signal integrated circuit, a digital integrated circuit, an analog integrated circuit, or a memory integrated circuit, wherein the means for applying digital test signals, the means for applying analog test signals, the means for applying memory test patterns, and the computing means are coupled to a single platform, wherein the digital test signals, the analog test signals, and the memory test patterns can be applied serially or concurrently to the device under test.
-
-
10. An electronic tester, comprising:
-
analog test circuitry that applies analog test signals to a device under test coupled to a test head and receives analog outputs from the device under test in response to the analog test signals;
a tester controller that sends action packets to the analog test circuitry to select characteristics of analog tests to be performed by the analog test circuitry;
digital test circuitry that applies digital test signals to the device under test coupled to the test head and receives digital outputs from the device under test in response to the digital test signals;
memory test circuitry that applies memory test patterns to the device under test coupled to the test head and receives memory outputs from the device under test in response to the memory test patterns;
a computer coupled to the tester controller, the digital test circuitry, and the memory test circuitry, wherein the computer causes the tester controller to send action packets to the analog test circuitry to execute analog tests of the device under test, wherein the computer causes the digital test circuitry to execute digital tests of the device under test, and wherein the computer causes the memory test circuitry to execute memory tests with respect to the device under test, wherein the analog tests, the digital tests, and the memory tests can be applied serially or concurrently to the device under test.
-
-
11. A method for an electronic tester, comprising:
-
presenting to a user of the electronic tester a computer-generated graphical user interface for launching an operating system for the electronic tester, wherein the operating system can oversee selectable serial or concurrent execution of digital test programs, analog test programs, and memory test programs for testing a device under test coupled to the electronic tester;
launching the operating system in response to user input via the computer-generated graphical user interface.
-
Specification