Nonvolatile semiconductor memory and automatic erasing/writing method thereof
First Claim
1. A nonvolatile semiconductor memory comprising:
- a memory block composed of a memory array having a plurality of memory cells arranged in a matrix form, each of the memory cells being composed of a nonvolatile transistor;
a memory decoder necessary for erasing/writing/reading data of the nonvolatile transistor in the memory array;
a charge pump necessary for erasing/writing/reading the data of the nonvolatile transistor in the memory array;
a register having each of a plurality of control signals for controlling the memory decoder and the charge pump allocated to register 1 bit;
means for updating a content of the register by a data processor coupled to the register; and
means for controlling the memory decoder and the charge pump by a trigger signal from the data processor.
8 Assignments
0 Petitions
Accused Products
Abstract
A nonvolatile semiconductor memory includes a memory block composed of a memory array having a plurality of memory cells arranged in a matrix form, each of the memory cells being composed of a nonvolatile transistor; a memory decoder necessary for erasing/writing/reading data of the nonvolatile transistor in the memory array; a charge pump necessary for erasing/writing/reading the data of the nonvolatile transistor in the memory array; a register having each of a plurality of control signals for controlling the memory decoder and the charge pump allocated to register 1 bit; and an updating device for updating a content of the register by a data processor coupled to the register. By using this updating device to update the content of the register, the memory decoder and the charge pump are controlled, the data of the memory block is erased, and data is written in/read from the nonvolatile transistor. Thus a selecting device other than a laser can be applied for suppressing the increase of an LSI circuit size in the same chip as that for a dedicated control circuit, verifying the disconnected state of a FUSE circuit in the memory, and trimming the FUSE circuit.
22 Citations
10 Claims
-
1. A nonvolatile semiconductor memory comprising:
-
a memory block composed of a memory array having a plurality of memory cells arranged in a matrix form, each of the memory cells being composed of a nonvolatile transistor;
a memory decoder necessary for erasing/writing/reading data of the nonvolatile transistor in the memory array;
a charge pump necessary for erasing/writing/reading the data of the nonvolatile transistor in the memory array;
a register having each of a plurality of control signals for controlling the memory decoder and the charge pump allocated to register 1 bit;
means for updating a content of the register by a data processor coupled to the register; and
means for controlling the memory decoder and the charge pump by a trigger signal from the data processor. - View Dependent Claims (2, 3, 4)
-
-
5. An automatic erasing method of a nonvolatile semiconductor memory, the nonvolatile semiconductor memory including:
-
a memory block composed of a memory array having a plurality of memory cells arranged in a matrix form, each of the memory cells being composed of a nonvolatile transistor;
a memory decoder necessary for erasing/writing/reading data of the nonvolatile transistor in the memory array;
a charge pump necessary for erasing/writing/reading the data of the nonvolatile transistor in the memory array;
a register having each of a plurality of control signals for controlling the memory decoder and the charge pump allocated to register 1 bit; and
means for updating a content of the register by a data processor coupled to the register, and the automatic erasing method comprising the step of;
erasing data of the memory block by using the updating means to input a trigger signal from the data processor to the register.
-
-
6. An automatic writing method of a nonvolatile semiconductor memory, the nonvolatile semiconductor memory including:
-
a memory block composed of a memory array having a plurality of memory cells arranged in a matrix form, each of the memory cells being composed of a nonvolatile transistor;
a memory decoder necessary for erasing/writing/reading data of the nonvolatile transistor in the memory array;
a charge pump necessary for erasing/writing/reading the data of the nonvolatile transistor in the memory array;
a register having each of a plurality of control signals for controlling the memory decoder and the charge pump allocated to register 1 bit; and
means for updating a content of the register by a data processor coupled to the register, and the automatic writing method comprising the step of;
writing data in the nonvolatile transistor in the memory block by using the updating means to input a trigger signal from the data processor to the register.
-
-
7. A nonvolatile semiconductor memory comprising:
-
a memory block composed of a memory array having a plurality of memory cells arranged in a matrix form, each of the memory cells being composed of a nonvolatile transistor;
a dummy memory array for replacing the memory array;
first means for replacing one memory array in the memory block by the dummy memory array, by executing trimming processing;
second means for replacing one memory array in the memory block by the dummy memory array, by setting data in a dummy register, without using a replacing circuit including the dummy memory array; and
means for replacing the memory array by the dummy memory array carried out by the first means, by the second means. - View Dependent Claims (8, 9, 10)
-
Specification