Method for controlling memory access on a machine with non-uniform memory access and machine for implementing such a method

• US 6,473,848 B2
• Filed: 02/03/1999
• Issued: 10/29/2002
• Est. Priority Date: 02/12/1998
• Status: Expired due to Term

• Current Assignee: Bull Sas (Atos SE)
• Original Assignee: Bull Sas (Atos SE)
• Inventors: Mazzilli, Jean-Pascal, Bouraoui, Nadia
• Primary Examiner(s): Kim, Matthew
• Assistant Examiner(s): Vital, Pierre M.
• Application Number:
  US09/243,119
• Publication Number:
  US 20020062432A1
• Time in Patent Office: 1,364 Days
• Field of Search: 711/202, 711/203, 711/206, 713/2
• US Class Current: 711/206
• CPC Class Codes: G06F 11/3471 Address tracing
• CPC Class Codes: G06F 12/1072 Decentralised address translation, e.g. in distributed shared memory systems

Abstract

On a machine with non-uniform memory access distributed over several modules, each module includes one or more processors for executing tasks on a virtual or physical addressing space by effective addresses generating logical page numbers to which it is possible to make physical page numbers correspond in the memory by a correlation tale. The generation of a logical page number causes a first-level page-fault type exception when the logical page number is absent from the correlation table. The method includes a step for activating a function (Trace), following each first-level page-fault type exception, a trace function, which records the value of the effective address that has generated the logical page number that has caused the exception, the date when the exception is caused, an identifier of the task using the effective address, an identifier of the processor executing the task and the physical page number corresponding to the logical page number that has caused the exception.

Claims

1. A method for controlling memory access on a machine with non-uniform memory access distributed over several modules, each module comprising one or more processors CPU for executing tasks on a virtual or physical addressing space by means of effective addresses generating logical page numbers to which it is possible to make physical page numbers correspond in the memory by means of a correlation table, the generation of a logical page number causing a task to have a first-level page-fault type exception when the logical page number is absent from the correlation table, comprising

a first step of activating, following each first-level page-fault type exception, a function (Trace), which records the value of an effective address that has generated the logical page number that has caused the exception, a date when the exception is caused, an identifier of the task using the effective address, an identifier of the processor executing the task, and a physical page number corresponding to the logical page number that has caused the exception;

and

wherein the activating of the function (Trace) is called from within the task having the exception and executed by the one or more processors.

2. The method for controlling memory access on a machine with non-uniform memory access according to claim 1, further comprising invalidating all inputs in the correlation table upon start up of the machine.

3. The method for controlling memory access on a machine with non-uniform memory access according to claim 2, wherein the function (Trace) simultaneously records an indicator (Pin) for showing whether the physical page is pegged or not pegged.

4. The method according to claim 3, wherein the method is used for duplicating pages or causing them to migrate, so as to optimize the operation of the machine to which it is applied.

5. The method according to claim 2, wherein the method is used for duplicating pages or causing them to migrate, so as to optimize the operation of the machine to which it is applied.

6. The method for controlling memory access on a machine with non-uniform memory access according to claim 1, wherein the function (Trace) simultaneously records an indicator (Pin) for showing whether the physical page is pegged or not pegged.

7. The method according to claim 6, wherein the method is used for duplicating pages or causing them to migrate, so as to optimize the operation of the machine to which it is applied.

8. The method for controlling memory access on a machine with non-uniform memory access according to claim 1, further comprising a second step provided for effecting a new correlation in the table, and replacing said second step with said first step following a first-level page fault.

9. The method according to claim 8, wherein the method is used for duplicating pages or causing them to migrate, so as to optimize the operation of the machine to which it is applied.

10. The method for controlling memory access on a machine with non-uniform memory access according to claim 1 further comprising saving traced data in a memory zone that can be accessed irrespectively in virtual addressing mode or in physical addressing mode.

11. The method according to claim 10, wherein the method is used for duplicating pages or causing them to migrate, so as to optimize the operation of the machine to which it is applied.

12. The method for controlling memory access on a machine with non-uniform memory access according to claim 1, wherein the code of the function (Trace) and the data necessary thereto, does not exceed the size of one virtual page and in that this code is aligned on a start of virtual page.

13. The method according to claim 12, wherein the method is used for duplicating pages or causing them to migrate, so as to optimize the operation of the machine to which it is applied.

14. The method according to claim 1, wherein the method is used for duplicating pages or causing them to migrate, so as to optimize the operation of the machine to which it is applied.

15. The method for controlling memory access on a machine with non-uniform memory access according to claim 1, further comprising:

locating the logical page number in said effective address;

searching the correlation table for the logical page number; and

performing the following steps if the logical page number is not found in said correlation table;

(a) deriving a physical page number in said effective address;

(b) searching a second correlation table for said physical page number;

(c) determining whether said second correlation table stores the logical page number in relation to said physical page number; and

(d) modifying the correlation table to store said physical page number in association with the logical page number based on an outcome of said determining step.

16. An apparatus of r controlling memory access on a machine with non-uniform memory access distributed over several modules, each module comprising one or more processors CPU for executing tasks on a virtual or physical addressing space by means of effective address generating logical page numbers to which it is possible to make physical page numbers correspond in the memory by means of a correlation table, the generation of a logical page number causing a task to have a first-level page-fault type exception when the logical page number is absent from the correlation table, the machine further comprising:

first means for activating a function that introduces the logical page number with a correlation to a physical page number in the correlation table following the exception caused by an absence of valid input containing the logical page number in the correlation table, and

second means for replacing the first means by third means for activating a function (Trace); and

wherein the activating of the function (Trace) is called from within the task having the exception and executed by the one or more processors.

17. The apparatus according to claim 16, further comprising fourth means for invalidating the inputs of the correlation table before said first means are replaced.

18. The apparatus according to claim 16, further comprising at least two buffers for temporarily saving the traced data, one buffer being alternately emptied to a mass memory while the other buffer is filled with the results of the trace function.

19. The apparatus according to claim 18, wherein a different pair of buffers is assigned to each processor to avoid concurrent accesses to the buffers while they are being emptied and filled.

20. The apparatus for controlling memory access on a machine with non-uniform memory access according to claim 16, further comprising:

means for locating the logical page number in said effective address;

means for searching the correlation table for the logical page number; and

means for performing the following steps if the logical page number is not found in said correlation table;

(a) deriving a physical page number in said effective address;

(b) searching a second correlation table for said physical page number;

(c) determining whether said second correlation table stores the logical page number in relation to said physical page number; and

(d) modifying the correlation table to store said physical page number in association with the logical page number based on an outcome of said determining step.