×

Signal processing distributed arithmetic architecture

  • US 6,477,203 B1
  • Filed: 10/30/1998
  • Issued: 11/05/2002
  • Est. Priority Date: 10/30/1998
  • Status: Expired due to Term
First Claim
Patent Images

1. An apparatus for computing an inner product vector of a matrix and a vector, the inner product vector having a set of elements, the matrix having a first set of coefficients arranged in a set of rows and a set of columns, the vector having a second set of coefficients, comprising:

  • at least one input register, said at least one input register storing the second set of coefficients, said at least one input register having a set of outputs;

    a plurality of storage elements, said storage elements storing a set of partial sums derived from the first set of coefficients, said plurality of storage elements having a set of address inputs and a set of data outputs, said set of address inputs coupled to said set of outputs of said at least one input register, said a set of data outputs presenting a subset of said set of partial sums, said subset of said set of partial sums selected by said set of address inputs;

    a select circuit, said select circuit coupled to said set of address inputs of said plurality of storage elements, said select circuit selecting a row in the matrix for computation of one element of said inner product vector from said selected row of the matrix and the vector;

    an adder circuit, said adder circuit having a summation output and a plurality of addend inputs, said plurality of addend inputs coupled to said set of data outputs of said storage elements, wherein each data output of said plurality of storage elements is coupled to one addend input to form one addend of the summation output, said summation output presenting said one element of the inner product vector.

View all claims
  • 11 Assignments
Timeline View
Assignment View
    ×
    ×