Potential detector and semiconductor integrated circuit
First Claim
1. A semiconductor integrated circuit having a high voltage generator for generating a boosted internal power supply potential, the high voltage generator comprising:
- a charge pump having a plurality of first capacitors, adjacent two first capacitors being driven by clocks in opposite timing and a transfer device for transferring charges stored in each first capacitor to the succeeding first capacitor; and
a potential converter for supplying a boosted clock to each first capacitor, wherein the potential converter includes;
a second capacitor, a first terminal thereof being connected to a high-level side power terminal via a first switching device, a second terminal thereof being connected to a low-level side power terminal via a second switching device that is turned on simultaneously with the first switching device;
a third switching device that is turned on in opposite timing for the first and the second switching devices to supply a driving potential to the second terminal of the second capacitor;
a fourth switching device that is turned on simultaneously with the third switching device to connect the first terminal of the second capacitor to an output terminal; and
a fifth switching device that is turned on simultaneously with the first switching device to reset a potential at the output terminal, wherein the second capacitor is charged while the first and the second switching devices are on and the charged second capacitor is coupled to the first capacitor in series while the third and the fourth switching devices are on.
2 Assignments
0 Petitions
Accused Products
Abstract
An integrated semiconductor circuit has a potential detector for detecting a potential boosted by a high voltage generator. One terminal of a first capacitor is connected to a potential detection terminal via a first switching device, the other terminal thereof being connected to a reference potential terminal. A terminal of a second capacitor is connected, via a second switching device, to a first node at which the first switching device and the first capacitor are connected, the other terminal thereof being connected to the reference potential terminal. A third switch is connected between a second node at which the second switching device and the second capacitor are connected and the reference potential terminal. A clock generator generates clock signals to simultaneously and periodically turn on the first and the third switching devices whereas turn on the second switch periodically in an opposite timing for the first and the third switching devices. A comparator compares a potential at the second node with a reference potential and outputs a detection signal when a potential at the potential detection terminal reaches a predetermined potential.
-
Citations
3 Claims
-
1. A semiconductor integrated circuit having a high voltage generator for generating a boosted internal power supply potential, the high voltage generator comprising:
-
a charge pump having a plurality of first capacitors, adjacent two first capacitors being driven by clocks in opposite timing and a transfer device for transferring charges stored in each first capacitor to the succeeding first capacitor; and
a potential converter for supplying a boosted clock to each first capacitor, wherein the potential converter includes;
a second capacitor, a first terminal thereof being connected to a high-level side power terminal via a first switching device, a second terminal thereof being connected to a low-level side power terminal via a second switching device that is turned on simultaneously with the first switching device;
a third switching device that is turned on in opposite timing for the first and the second switching devices to supply a driving potential to the second terminal of the second capacitor;
a fourth switching device that is turned on simultaneously with the third switching device to connect the first terminal of the second capacitor to an output terminal; and
a fifth switching device that is turned on simultaneously with the first switching device to reset a potential at the output terminal, wherein the second capacitor is charged while the first and the second switching devices are on and the charged second capacitor is coupled to the first capacitor in series while the third and the fourth switching devices are on. - View Dependent Claims (2, 3)
-
Specification