×

Resistor for high performance system-on-chip using post passivation process

  • US 6,489,656 B1
  • Filed: 05/28/2002
  • Issued: 12/03/2002
  • Est. Priority Date: 10/03/2001
  • Status: Active Grant
First Claim
Patent Images

1. A resistor for high performance integrated circuits on the surface of a semiconductor substrate, comprising:

  • a semiconductor substrate, in or on the surface of which semiconductor devices have been created, having points of electrical contact provided to said semiconductor devices in or on the active surface of said substrate;

    an overlaying interconnecting metalization structure comprising one or more layers of interconnects over the active surface of said substrate, said layers of interconnects comprising conductive interconnect lines or conductive contact points or conductive vias in one or more layers, with points of electrical contact having been provided in or on the surface of said overlaying interconnecting metalization structure, at least one of said points of electrical contact making contact with at least one of said conductive interconnect lines or said conductive contact points or said conductive vias provided in said one or more layers of said overlaying interconnecting metalization structure, at least one of said metal lines or said contact points or said conductive vias making contact with at least one of said points of electrical contact provided to said semiconductor devices in or on the surface of said substrate;

    a passivation layer deposited over said overlaying interconnecting metalization structure;

    openings created in said layer of passivation, at least two of said openings overlaying at least one pair of points of electrical contact having been provided in the surface of said overlaying interconnecting metalization;

    a layer of resistive conducting material deposited over the surface of said layer of passivation, including said openings created in said layer of passivation; and

    a layer of conductive material that interconnects at least one pair of said openings created in said layer of passivation, creating said resistor.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×