Thin film transistor array panel for a liquid crystal display and a method for manufacturing the same
First Claim
1. A thin film transistor array panel for a liquid crystal display, comprising:
- a gate wire formed on an insulating substrate and including a gate line and a gate electrode connected to the gate line;
a gate insulating layer covering the gate wire;
a semiconductor layer formed on the gate insulating layer;
an ohmic contact layer formed on the semiconductor layer;
a data wire including a data line intersecting the gate line, a source electrode connected to the data line and extending to the gate electrode, and a drain electrode located opposite to the source electrode with respect to the gate electrode, the data wire being formed on the ohmic contact layer and having the same layout as the ohmic contact layer;
a protection layer formed on the data wire and the semiconductor layer, and having a first contact hole exposing the drain electrode; and
a pixel electrode connected to the drain electrode through the first contact hole, wherein a portion of the semiconductor layer on the gate line between adjacent data lines is divided, and wherein peripheries of the gate insulating layer, the semiconductor layer, and the protection layer are substantially in an identical shape.
3 Assignments
0 Petitions
Accused Products
Abstract
Disclosed is a simplified manufacturing method for liquid crystal displays. A gate wire including a gate line, a gate pad and a gate electrode is formed on an insulating substrate. Next, a gate insulating layer covering the gate wire, a semiconductor layer, an ohmic contact layer, and a data conductive layer are sequentially deposited, and a photoresist pattern is formed on the data conductive layer. Following this step, the data conductive layer, using the photoresist pattern as an etch mask, is etched to form a data wire including a data line, a source electrode, a drain electrode, and a data pad. Next, the photoresist pattern is reflowed to cover the portion between the source electrode and the drain electrode, and a portion of the ohmic contact layer adjacent to a periphery of the data wire. Subsequently, portions of the ohmic contact layer and the semiconductor layer, which are not covered by the photoresist pattern, are etched, and the photoresist pattern is removed. Next, a portion of the ohmic contact layer, which is not covered by the data wire, is etched to expose a portion of the semiconductor layer between the source electrode and the drain electrode that is a channel portion of a thin film transistor. Finally, a protection layer, a pixel electrode, a redundant gate pad and a redundant data pad are formed.
-
Citations
3 Claims
-
1. A thin film transistor array panel for a liquid crystal display, comprising:
-
a gate wire formed on an insulating substrate and including a gate line and a gate electrode connected to the gate line;
a gate insulating layer covering the gate wire;
a semiconductor layer formed on the gate insulating layer;
an ohmic contact layer formed on the semiconductor layer;
a data wire including a data line intersecting the gate line, a source electrode connected to the data line and extending to the gate electrode, and a drain electrode located opposite to the source electrode with respect to the gate electrode, the data wire being formed on the ohmic contact layer and having the same layout as the ohmic contact layer;
a protection layer formed on the data wire and the semiconductor layer, and having a first contact hole exposing the drain electrode; and
a pixel electrode connected to the drain electrode through the first contact hole, wherein a portion of the semiconductor layer on the gate line between adjacent data lines is divided, and wherein peripheries of the gate insulating layer, the semiconductor layer, and the protection layer are substantially in an identical shape. - View Dependent Claims (2, 3)
wherein the protection layer, the semiconductor layer and the gate insulating layer have a second contact hole and a third contact hole respectively exposing the gate pad and the data pad. -
3. The thin film transistor array panel of claim 2, wherein the gate wire has a single-layered or multi-layered structure of aluminum, aluminum alloy, chrome, molybdenum, or molybdenum alloy.
-
Specification