×

Computer chip heat protection apparatus

  • US 6,496,118 B1
  • Filed: 09/11/2001
  • Issued: 12/17/2002
  • Est. Priority Date: 09/11/2001
  • Status: Expired due to Fees
First Claim
Patent Images

1. A heat protection apparatus for a CPU computer chip, comprising:

  • a heat sink adapted to be mounted to the CPU computer chip and having a plurality of surfaces for dissipating heat generated by the CPU computer chip, said heat sink having a base defining a groove peripheral there-around;

    a cooling fan assembly adapted to be mounted to said heat sink for dispersing the heat dissipated by said heat sink into the surrounding air;

    an alarm;

    a logic circuit capable of evaluating resistance input data supplied thereto, said logic circuit including means for generating an output signal to energize said alarm;

    a pair of electrical conductors extending along said groove, said pair of electrical conductors being spaced apart and extending parallel to one another, each conductor being electrically connected to said logic circuit for providing said resistance input data thereto;

    a power source electrically connected to said logic circuit and said alarm;

    a solid conductive PTCR polymeric tape positioned there-around in said groove and having opposed longitudinal edges in contact with said pair of electrical conductors and spanning therebetween, said PTCR polymeric tape being conductive and capable of a massive increase in electrical resistance at a predetermined temperature at any location along said PTCR polymeric tape where said predetermined temperature occurs; and

    said pair of conductors providing said resistance input data to said logic circuit for evaluation indicative of a resistance of said PTCR polymeric tape, said logic circuit including means for comparing said resistance with a predetermined resistance parameter, said logic circuit adapted to generate said output signal for energizing said alarm if said evaluated resistance input data indicates a resistance greater than said predetermined resistance parameter.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×