Multi-processor mobile computer system having one processor integrated with a chipset
First Claim
Patent Images
1. A computer system, comprising:
- a first processor, operating at a first clock frequency and a first level of power consumption;
a second processor of a second clock frequency and a second level of power consumption, said second clock frequency and second level being respectively less than said first clock frequency and said first level of power consumption; and
an interface circuit, coupled to control said first and second processors to select one processor to operate at a particular time, wherein electric power to said first-processor is turned off when said second processor is selected to operate.
1 Assignment
0 Petitions
Accused Products
Abstract
Computer systems having two processors of different clock frequencies and different levels of power consumption. An interface circuit can select one of the two processors to operate at a time to reduce power consumption without compromising the system performance.
-
Citations
19 Claims
-
1. A computer system, comprising:
-
a first processor, operating at a first clock frequency and a first level of power consumption;
a second processor of a second clock frequency and a second level of power consumption, said second clock frequency and second level being respectively less than said first clock frequency and said first level of power consumption; and
an interface circuit, coupled to control said first and second processors to select one processor to operate at a particular time, wherein electric power to said first-processor is turned off when said second processor is selected to operate. - View Dependent Claims (2, 3, 4, 5, 7)
-
-
6. A computer system, comprising:
-
a first processor, operating at a first clock frequency and a first level of power consumption;
a second processor of a second clock frequency and a second level of power consumption, said second clock frequency and second level being respectively less than said first clock frequency and said first level of power consumption; and
an interface circuit, coupled to control said first and second processors to select one processor to operate at a particular time, wherein said first processor is turned off when said second processor is selected to operate, and wherein said interface circuit turns off electric power to said second processor when said first processor is selected to operate.
-
-
8. A method of operating two processors in a computer system, comprising:
-
providing a first processor of a first clock frequency and a first level of power consumption, and a second processor of a second clock frequency and a second level of power consumption, which are respectively less than said first clock frequency and said first level of power consumption;
selecting only one of said first and second processors to operate at a time; and
turning off electric power to said first processor when said second processor is selected to operate.
-
-
9. A method of operating two processors in a computer system, comprising:
-
providing a first processor of a first clock frequency and a first level of power consumption, and a second processor of a second clock frequency and a second level of power consumption, which are respectively less than said first clock frequency and said first level of power consumption;
selecting only one of said first and second processors to operate at a time;
turning off electric power to said first processor when said second processor is selected to operate; and
making data in at least one cache of one processor of said first and second processors available to another processor after said one processor completes execution of one or more instructions and said another processor is to replace said one processor for a subsequent execution. - View Dependent Claims (10, 11, 12)
-
-
13. A method of operating two processors in a computer system, comprising:
-
providing a first processor of a first clock frequency and a first level of power consumption, and a second processor of a second clock frequency and a second level of power consumption, which are respectively less than said first clock frequency and said first level of power consumption;
selecting only one of said first and second processors to operate at a time;
turning off electric power to said first processor when said second processor is selected to operate; and
establishing a communication between said first and second processors to inform CPU states of one processor of said first and second processors to another processor after said one processor completes execution of one or more instructions and said another processor is to replace said one processor for a subsequent execution. - View Dependent Claims (14, 15, 16)
-
-
17. A computer system, comprising:
-
a first chip having a first processor of a first clock frequency and a first level of power consumption;
a second chip separate from said first chip and configured to have a second processor of a second clock frequency and a second level of power consumption which are respectively less than said first clock frequency and said first level of power consumption;
a chipset integrated on said second chip to provide communication to and from said first and second processors, said chipset including an interface circuit configured to select one of said first and second processors to operate at a time, wherein electric power to said first processor is turned off when said second processor is selected to operate. - View Dependent Claims (18, 19)
-
Specification