Input/output integrated circuit hub incorporating a RAMDAC
First Claim
Patent Images
1. A computer system comprising:
- a first integrated circuit, including a central processing unit (CPU) and a graphics controller;
an input/output integrated circuit coupled to a plurality of input/output buses, the input/output integrated circuit including a random access memory digital to analog converter (RAMDAC); and
an communication link coupling the first integrated circuit and the input/output integrated circuit, the communication link for carrying graphics data to or from a frame buffer and for carrying asynchronous system data between the processor and the input/output integrated circuit.
4 Assignments
0 Petitions
Accused Products
Abstract
A computer system includes a first integrated circuit that has a central processing unit (CPU) and a graphics controller. An I/O hub, which is coupled to a plurality of input/output buses, includes a RAMDAC. An interconnect bus couples the first integrated circuit and the I/O hub and carries both graphics data to or from a frame buffer and also carries asynchronous system data between the processor and the input/output integrated circuit. The frame buffer may be located in the I/O hub to reduce graphics traffic over the interconnect bus.
51 Citations
22 Claims
-
1. A computer system comprising:
-
a first integrated circuit, including a central processing unit (CPU) and a graphics controller;
an input/output integrated circuit coupled to a plurality of input/output buses, the input/output integrated circuit including a random access memory digital to analog converter (RAMDAC); and
an communication link coupling the first integrated circuit and the input/output integrated circuit, the communication link for carrying graphics data to or from a frame buffer and for carrying asynchronous system data between the processor and the input/output integrated circuit. - View Dependent Claims (2, 3, 5, 6, 7, 8, 9)
-
-
4. The computer system as recited in clam 1 wherein the first integrated circuit includes a graphics processor in the graphics controller and wherein the computer system further comprises a memory controller on the first integrated circuit and system memory coupled to the memory controller.
-
10. An integrated circuit providing an input/output hub for a computer system, the integrated circuit comprising:
-
a plurality of interfaces for coupling to a plurality of input/output buses of a computer system and coupled to receive and transmit input/output data;
a RAMDAC providing analog video outputs; and
a link interface for coupling to a communication link, and coupled to the plurality of interfaces and the RAMDAC, the link interface coupled to receive frame buffer data over the link and coupled to receive and transmit input/output data over the link. - View Dependent Claims (11, 12, 13)
-
-
14. A method for communicating frame buffer data to an input/output integrated circuit including a RAMDAC over a communication link connecting the input/output integrated circuit to a first integrated circuit that includes a graphics controller and a CPU, the method comprising:
-
transferring frame buffer data from the first integrated circuit to the input/output integrated circuit over the communication link;
transferring input/output data between the CPU and the input/output integrated over the communication link; and
transferring input/output data between the memory controller and the input/output integrated over the communication link. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22)
writing the frame buffer data into a frame buffer in the input/output integrated circuit; and
reading data from the frame buffer and into the RAMDAC for output on a display device.
-
-
16. The method as recited in claim 14 further comprising receiving the frame buffer data from a frame buffer over the communication link into the input/output integrated circuit.
-
17. The method as recited in claim 16 wherein the frame buffer data is received into a first in first out (FIFO) buffer.
-
18. The method as recited in claim 16 wherein the frame buffer is part of system memory in a UMA architecture.
-
19. The method as recited in claim 16 wherein the frame buffer is located is the first integrated circuit.
-
20. The method as recited in claim 14 further comprising sending data over the communication link to or from a device resident on an input/output bus.
-
21. The method as recited in claim 14 wherein the input/output bus is one of a peripheral component interconnect (PCI) bus, a universal serial bus (USB) and a bus compatible with IEEE 1449.
-
22. The method as recited in claim 14 further comprising outputting digital video data from the input/output integrated circuit.
Specification