Semiconductor reliability test chip
First Claim
Patent Images
1. A semiconductor chip for testing a plurality of functions thereof comprising:
- a semiconductor chip including a periphery having at least four sides, a plurality of contact pads located substantially adjacent at least a portion of at least one side of the periphery of the semiconductor chip, at least a portion of the plurality of contact pads being located in a first row and a second row located substantially adjacent behind the first row on at least a portion of at least one side of the semiconductor chip, said plurality of contact pads including more than one geometric shape, and at least a portion of one conductive line located substantially in a scribe area extending about at least a portion of the periphery of the semiconductor chip.
0 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor test chip including a plurality of test functions. The test functions of the semiconductor test chip include bond pad pitch and size effects on chip design, wire bond placement accuracy regarding placement of the wire bond on the bond pad, evaluation of bond pad damage (cratering) effect on the area of the chip below the bond pad during bonding of the wire on the bond pad, street width effects regarding the use of thinner saw cuts in cutting the individual chips from the wafer, thermal impedance effects for thermal testing capabilities, ion mobility evaluation capabilities and chip on board in flip chip application test capabilities.
53 Citations
44 Claims
-
1. A semiconductor chip for testing a plurality of functions thereof comprising:
-
a semiconductor chip including a periphery having at least four sides, a plurality of contact pads located substantially adjacent at least a portion of at least one side of the periphery of the semiconductor chip, at least a portion of the plurality of contact pads being located in a first row and a second row located substantially adjacent behind the first row on at least a portion of at least one side of the semiconductor chip, said plurality of contact pads including more than one geometric shape, and at least a portion of one conductive line located substantially in a scribe area extending about at least a portion of the periphery of the semiconductor chip. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
a plurality of conductive lines located substantially in the scribe area of the semiconductor chip extending substantially throughout the periphery of the semiconductor chip.
-
-
7. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of conductive lines located substantially in the scribe area of the semiconductor chip extending throughout a portion of the periphery of the semiconductor chip, at least two lines of the plurality of conductive lines having a width which differs from one another.
-
8. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of conductive lines located substantially in the scribe area of the semiconductor chip extending throughout a portion of the periphery of the semiconductor chip, each line of the plurality of conductive lines having a spacing which differs from another line of the plurality of conductive lines.
-
9. The semiconductor chip of claim 1, wherein the plurality of contact pads is formed in a plurality of groups of contact pads, each group of contact pads extending substantially about one side of the periphery of the semiconductor chip.
-
10. The semiconductor chip of claim 1, wherein the plurality of contact pads is formed in a plurality of groups of contact pads extending substantially about the periphery of the semiconductor chip, each individual group of contact pads being of different size than another group of contact pads of the plurality of contact pads.
-
11. The semiconductor chip of claim 1, wherein the plurality of contact pads is formed in a plurality of groups of contact pads extending substantially about the portion of the periphery of the semiconductor chip, each group of the plurality of groups of contact pads including at least a first row of contact pads and at least a second row of contact pads located adjacent the at least a first row of contact pads.
-
12. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a polysilicon area located under a portion of the plurality of contact pads.
-
13. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
an area of polysilicon located under a portion of the plurality of contact pads, the area of polysilicon having at least two differing configurations.
-
14. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of resistive type heaters located on a portion of the semiconductor chip.
-
15. The semiconductor chip of claim 14, wherein each resistive type heater of the plurality of resistive type heaters is independently connected to a connector pad on the semiconductor chip.
-
16. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of transistors to measure any temperature gradient in the semiconductor chip.
-
17. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of thin gate and thick gate transistor devices for measurement of temperature or ion contamination of the semiconductor chip.
-
18. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of resistors for measurement of thermal performance of a portion of the semiconductor chip and any package in which it is mounted.
-
19. The semiconductor chip of claim 1, wherein the semiconductor chip is substantially square in shape.
-
20. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of flip chip test pads located substantially in a center portion of the semiconductor chip.
-
21. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of flip chip test pads in an array located in substantially a center portion of the semiconductor chip.
-
22. The semiconductor chip of claim 1, wherein the semiconductor chip further includes:
a plurality of flip chip test pads located in substantially a center of the semiconductor chip, a portion of the plurality of flip chip test pads being connected in a daisy chain connection by conductors extending therebetween, the portion of the plurality of flip chip test pads being connected in the daisy chain connection being independent of other flip chip test pads of the plurality of flip chip test pads.
-
23. A semiconductor chip for testing comprising:
-
a semiconductor chip including a periphery formed by a plurality of sides, a plurality of contact pads located substantially adjacent a portion of the periphery of the semiconductor chip, the plurality of contact pads having a plurality of geometric shapes, the plurality of contact pads forming a plurality of groups of contact pads extending substantially about at least a portion of at least one side of the periphery of the semiconductor chip, each group of the plurality of groups of contact pads including at least a first row of contact pads and at least a second row of contact pads located adjacent the at least a first row of contact pads, a portion of the plurality of contact pads including active circuitry of the semiconductor chip. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44)
at least one line located substantially in a scribe area of the semiconductor chip extending about a portion of the periphery of the semiconductor chip.
-
-
29. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of lines located substantially in the scribe area of the semiconductor chip extending substantially throughout the periphery of the semiconductor chip.
-
30. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of lines located substantially in the scribe area of the semiconductor chip extending throughout a portion of the periphery of the semiconductor chip, at least two lines of the plurality of lines having a width which differs from another line of the plurality of lines.
-
31. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of lines located substantially in the scribe area of the semiconductor chip extending throughout a portion of the periphery of the semiconductor chip, each line of the plurality of lines having a spacing which differs from another line of the plurality of lines.
-
32. The semiconductor chip of claim 23, wherein the plurality of contact pads is formed in the plurality of groups of contact pads, each group of contact pads extending substantially about one side of the periphery of the semiconductor chip.
-
33. The semiconductor chip of claim 23, wherein the plurality of contact pads formed in the plurality of groups of contact pads extends substantially about the periphery of the semiconductor chip, each individual group of contact pads being of a different size than another group of contact pads of the plurality of contact pads.
-
34. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a polysilicon area located under at least a portion of the plurality of contact pads.
-
35. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
an area of polysilicon located under a portion of the plurality of contact pads, the area of polysilicon having at least two differing configurations.
-
36. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of resistive type heaters located on a portion of the semiconductor chip.
-
37. The semiconductor chip of claim 36, wherein each resistive type heater of the plurality of resistive type heaters is independently connected to a connector pad on the semiconductor chip.
-
38. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of transistors to measure any temperature gradient in the semiconductor chip.
-
39. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of thin gate and thick gate transistor devices for measurement of temperature or ion contamination of the semiconductor chip.
-
40. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of resistors for measurement of thermal performance of a portion of the semiconductor chip and any package in which it is contained.
-
41. The semiconductor chip of claim 23, wherein the semiconductor chip is substantially square in shape.
-
42. The semiconductor chip of claim 23, wherein the semiconductor chip for testing further includes:
a plurality of flip chip test pads located substantially in a center portion of the semiconductor chip.
-
43. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of flip chip test pads in an array located in substantially a center portion of the semiconductor chip.
-
44. The semiconductor chip of claim 23, wherein the semiconductor chip further includes:
a plurality of flip chip test pads located in substantially a center of the semiconductor chip, a portion of the plurality of flip chip test pads being connected in a daisy chain connection by conductors extending therebetween, the portion of the plurality of flip chip test pads being connected in the daisy chain connection being independent of other flip chip test pads of the plurality of flip chip test pads.
Specification