High density flip chip memory arrays
First Claim
Patent Images
1. An integrated circuit device, comprising:
- at least one memory cell array;
at least one circuit trace comprising at least one of a column decoder and a row decoder positioned adjacent to at least one memory cell of said at least one memory cell array; and
an array of bond pads on an active surface of the integrated circuit device, at least a portion of at least one bond pad of said array of bond pads being located over said at least one circuit trace.
5 Assignments
0 Petitions
Accused Products
Abstract
A low alpha emissivity-induced error solder bump, flip-chip integrated circuit device. The device includes a semiconductor die having an active surface and a bond pad array disposed about the active surface of the die. The active surface of the die includes logic circuits adjacent memory cell arrays. Each of the bond pads directly overlays a logic circuit, to which they may be connected. The present invention also includes methods for designing and fabricating the invented devices and connecting them to a carrier substrate.
51 Citations
29 Claims
-
1. An integrated circuit device, comprising:
-
at least one memory cell array;
at least one circuit trace comprising at least one of a column decoder and a row decoder positioned adjacent to at least one memory cell of said at least one memory cell array; and
an array of bond pads on an active surface of the integrated circuit device, at least a portion of at least one bond pad of said array of bond pads being located over said at least one circuit trace. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
discrete conductive elements positioned on at least some bond pads of said array of bond pads.
-
-
8. The integrated circuit device of claim 7, further comprising:
a protective layer over at least a portion of said active surface and laterally surrounding each discrete conductive element such that each discrete conductive element protrudes from said protective layer.
-
9. The integrated circuit device of claim 1, further comprising:
a protective layer over at least a portion of said active surface, at least some bond pads of said array of bond pads being electrically exposed through said protective layer.
-
10. A dynamic random access memory device, comprising:
-
a plurality of memory cell arrays;
a plurality of circuit traces, each circuit trace of said plurality of circuit traces comprising at least one of a column decoder and a row decoder; and
a plurality of bond pads located on an active surface of the dynamic random access memory device, each of said plurality of bond pads overlying a corresponding circuit trace of said plurality of circuit traces and associated with a corresponding circuit trace. - View Dependent Claims (11, 12, 13, 14, 15)
discrete conductive elements positioned on at least some bond pads of said plurality of bond pads.
-
-
13. The dynamic random access memory device of claim 12, further comprising:
a protective layer over at least a portion of said active surface and laterally surrounding each discrete conductive element such that each discrete conductive element protrudes from said protective layer.
-
14. The dynamic random access memory device of claim 10, further comprising:
a protective layer over at least a portion of said active surface, at least some bond pads of said plurality of bond pads being electrically exposed through said protective layer.
-
15. The dynamic random access memory device of claim 10, wherein every bond pad thereof at least partially overlies a circuit trace of said plurality of circuit traces.
-
16. An integrated circuit device, comprising:
-
a memory cell array;
at least one circuit element positioned between adjacent memory cells of said memory cell array; and
at least one bond pad located on an active surface of the integrated circuit device, at least a portion of said at least one bond pad being positioned at least partially over said at least one circuit element. - View Dependent Claims (17, 18, 19, 20, 21)
-
-
22. A flip chip type semiconductor device, comprising:
-
a memory cell array;
at least one circuit element comprising at least one of a column decoder and a row decoder; and
at least one discrete external connective element disposed on an active surface of said semiconductor device, at least a portion of said at least one discrete external connective element being positioned over said at least one circuit element. - View Dependent Claims (23, 24)
-
-
25. A semiconductor device, comprising:
-
at least one active memory element;
at least one nonmemory circuit comprising at least one of a column decoder and a row decoder positioned laterally adjacent said at least one active memory element; and
at least one bond pad positioned substantially vertically over said at least one nonmemory circuit. - View Dependent Claims (26, 27, 28, 29)
-
Specification