Face to face chips
First Claim
Patent Images
1. An integrated circuit device comprising:
- a first semiconductor die having first signal pads formed on a major surface thereof;
a second semiconductor die having second signal pads formed on a major surface thereof; and
said first die arranged in face-to-face manner with said second die so that at least some of said first signal pads are capacitively coupled to at least some of said second signal pads, said major surfaces of said first and second dice having raised areas, a raised area on one die contacting an area on the other die that is absent signal pads so that said dice are spaced apart from each other.
2 Assignments
0 Petitions
Accused Products
Abstract
An integrated circuit device includes first and second arrays of semiconductor dice. Each array of dice is arranged in face-to-face relation to the other array of dice, thus forming a lower layer of dice and an upper layer of dice. The layers are aligned so that each upper layer die straddles two or more of the lower layer dice, thus defining overlap regions. In the overlap regions, signal pads of one layer are aligned with corresponding signal pads of the other layer. The two layers are spaced apart, thus creating a capacitance-based communication path between the upper and lower layers via the signal paths.
-
Citations
15 Claims
-
1. An integrated circuit device comprising:
-
a first semiconductor die having first signal pads formed on a major surface thereof;
a second semiconductor die having second signal pads formed on a major surface thereof; and
said first die arranged in face-to-face manner with said second die so that at least some of said first signal pads are capacitively coupled to at least some of said second signal pads, said major surfaces of said first and second dice having raised areas, a raised area on one die contacting an area on the other die that is absent signal pads so that said dice are spaced apart from each other. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An integrated circuit device comprising:
-
a first plurality of dice arranged in a first planar array;
a first set of signal pads disposed on surfaces of the first plurality of dice;
a second plurality of dice arranged in a second planar array;
a second set of signal pads disposed on surfaces of the second plurality of dice;
wherein the first plurality of dice and the second plurality of dice are positioned within the integrated circuit device such that each die of the first plurality of dice partially overlie at least two dice of the second plurality of dice, thereby defining areas of overlap; and
wherein the first plurality of dice and the second plurality of dice are positioned within the integrated circuit device such that at least some of the first set of signal pads are capacitively coupled to corresponding signal pads of the second set of signal pads, said first plurality of dice being spaced apart from said second plurality of dice by an amount sufficient to provide capacitance between some signal pads of said first plurality of dice and some signal pads of said second plurality of dice in said areas of overlap, said first plurality of dice and said second plurality of dice having major surfaces upon which are disposed said signal pads, some portions of said major surfaces being raised relative to other portions of said major surfaces thereby spacing apart said first plurality of dice from said second plurality of dice. - View Dependent Claims (9, 10, 11, 12, 13)
-
-
14. An integrated circuit device comprising:
-
a first semiconductor die having first signal pads formed on a major surface thereof; and
a second semiconductor die having second signal pads formed on a major surface thereof, said first die arranged in face-to-face manner with said second die so that at least some of said first signal pads are capacitively coupled to at least some of said second signal pads, said first die having recesses disposed in said major surface, said at least some of said first signal pads being disposed in said recesses and below said major surface.
-
-
15. An integrated circuit device comprising:
-
a first plurality of dice arranged in a first planar array;
a first set of signal pads disposed on surfaces of the first plurality of dice;
a second plurality of dice arranged in a second planar array;
a second set of signal pads disposed on surfaces of the second plurality of dice;
wherein the first plurality of dice and the second plurality of dice are positioned within the integrated circuit device such that each die of the first plurality of dice partially overlie at least two dice of the second plurality of dice, thereby defining areas of overlap; and
wherein the first plurality of dice and the second plurality of dice are positioned within the integrated circuit device such that at least some of the first set of signal pads are capacitively coupled to corresponding signal pads of the second set of signal pads, said first plurality of dice being spaced apart from said second plurality of dice by an amount sufficient to provide capacitance between some signal pads of said first plurality of dice and some signal pads of said second plurality of dice in said areas of overlap, said first plurality of dice and said second plurality of dice having major surfaces upon which are disposed said signal pads, some of said signal pads being recessed relative to their respective major surfaces so signal pads on said first plurality of dice are spaced apart from signal pads on said second plurality of dice.
-
Specification