System and method for highly phased power regulation
First Claim
1. A power regulation system coupled to an input source voltage (Vin) and an output voltage (Vout), said Vout electrically coupled to a load, the system comprising:
- a plurality of power conversion blocks in a multi-phase configuration, each block electrically coupled to said Vin at a power IC and coupled to said Vout at an output inductance, said power IC including a command interface having read/write capabilities for storing data;
a controller in communication with and providing an instruction to said power conversion blocks, said controller having a plurality of adaptive algorithms configured to receive power conversion data from said blocks and to determine said instruction based on said power conversion data, said controller determining said multi-phase configuration and capable of re-phasing said blocks in response to said power conversion data; and
a digital bus providing a communication channel between said plurality of power conversion blocks and said controller.
1 Assignment
0 Petitions
Accused Products
Abstract
A highly phased power regulation (converter) system having an improved control feature is provided. A controller, such as a digital signal processor or microprocessor, receives digital information from a plurality of power conversion blocks and transmits control commands in response to the information. The controller is able to change the mode of operation of the system and/or re-phase the power blocks to accommodate a dynamic load requirement, occasions of high transient response or detection of a fault. In one embodiment, a microprocessor receives digital information and converted power from one or more power blocks. In this manner, the microprocessor is able to receive feedback on its own operation. The controller is also able to anticipate and predict conditions by analyzing precursor data. In this manner, the controller is able to modify the system as needed in anticipation of the forthcoming event.
202 Citations
26 Claims
-
1. A power regulation system coupled to an input source voltage (Vin) and an output voltage (Vout), said Vout electrically coupled to a load, the system comprising:
-
a plurality of power conversion blocks in a multi-phase configuration, each block electrically coupled to said Vin at a power IC and coupled to said Vout at an output inductance, said power IC including a command interface having read/write capabilities for storing data;
a controller in communication with and providing an instruction to said power conversion blocks, said controller having a plurality of adaptive algorithms configured to receive power conversion data from said blocks and to determine said instruction based on said power conversion data, said controller determining said multi-phase configuration and capable of re-phasing said blocks in response to said power conversion data; and
a digital bus providing a communication channel between said plurality of power conversion blocks and said controller. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method of controlling a multi-phased power regulation system, said method comprising the steps of:
-
receiving, at a controller, a plurality of digital information from each of a plurality of power conversion blocks in a multi-phase configuration, said information relating to an operation of said power conversion block;
analyzing said received information to include prediction of anticipated conditions;
transmitting a plurality of control information from said controller to each of said power conversion blocks in response to said analyzing step;
re-phasing said power conversion blocks in response to said analyzing step; and
changing to a different mode of operation of said power conversion blocks in response to said analyzing step. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21)
analyzing said fault information;
removing a faulty power conversion block from said multi-phase configuration; and
re-phasing the remaining power conversion blocks.
-
-
15. The method of claim 12 wherein said controller comprises a microprocessor and said receiving step occurs at said microprocessor.
-
16. The method of claim 12 further comprising the step of forming a synchronized current share line between said controller and each of said power conversion blocks.
-
17. The method of claim 12 further comprising the step of addressing each of said power conversion blocks.
-
18. The method of claim 17 further comprising the step of determining a number of available power conversion blocks in response to said addressing step.
-
19. The method of claim 18 further comprising the step of determining a relative phase relationship between a plurality of channels in response to said addressing step.
-
20. The method of claim 12 wherein said changing step comprises changing to one of pulse width modulation, constant ON time variable frequency, constant ON or OFF time and variable frequency, simultaneous phase ON, simultaneous phase OFF, active transient response high, active transient response low, continuous conduction, or discontinuous conduction.
-
21. The method of claim 12 wherein said changing step comprises changing to an active transient response mode and said controller instructs a plurality of FETs within said power conversion block to remain ON.
-
22. A multi operational mode power converter comprising:
-
a plurality of power ICs, each of said power ICs receiving a voltage input (Vin) and outputting a converted voltage (Vout);
a microprocessor in electrical communication with said plurality of power ICs, said microprocessor receiving said Vout from at least one of said power ICs and receiving a plurality of digital data from each of said power ICs, said microprocessor providing a control instruction to said power ICs in response to said received digital data, said control instruction comprising a mode of operation; and
a digital communication channel coupled to said microprocessor and said plurality of power ICs for transmission of said digital data and said control instruction. - View Dependent Claims (23, 24, 25, 26)
-
Specification