Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
First Claim
1. A method of operating a re-programmable non-volatile memory system having memory cells organized into distinct blocks of simultaneously erasable cells, comprising:
- utilizing a first group of said blocks for storing user data and a second group of said blocks for storing information of the characteristics of said first group of blocks, storing, in individual ones of the first group of said blocks, user data plus characteristics of the user data being written therein but not including characteristics of said first group of blocks, and storing, in individual ones of the second group of said blocks, a plurality of records of characteristics of a plurality of the first group of blocks but without storing either user data or characteristics of the user data in the second group of blocks.
2 Assignments
0 Petitions
Accused Products
Abstract
A non-volatile memory system is formed of floating gate memory cells arranged in blocks as the smallest unit of memory cells that are erasable together. The system includes a number of features that may be implemented individually or in various cooperative combinations. One feature is the storage in separate blocks of the characteristics of a large number of blocks of cells in which user data is stored. These characteristics for user data blocks being accessed may, during operation of the memory system by its controller, be stored in a random access memory for ease of access and updating. According to another feature, multiple sectors of user data are stored at one time by alternately streaming chunks of data from the sectors to multiple memory blocks. Bytes of data in the stream may be shifted to avoid defective locations in the memory such as bad columns. Error correction codes may also be generated from the streaming data with a single generation circuit for the multiple sectors of data. The stream of data may further be transformed in order to tend to even out the wear among the blocks of memory. Yet another feature, for memory systems having multiple memory integrated circuit chips, provides a single system record that includes the capacity of each of the chips and assigned contiguous logical address ranges of user data blocks within the chips which the memory controller accesses when addressing a block, making it easier to manufacture a memory system with memory chips having different capacities. A typical form of the memory system is as a card that is removably connectable with a host system but may alternatively be implemented in a memory embedded in a host system The memory cells may be operated with multiple states in order to store more than one bit of data per cell.
-
Citations
44 Claims
-
1. A method of operating a re-programmable non-volatile memory system having memory cells organized into distinct blocks of simultaneously erasable cells, comprising:
-
utilizing a first group of said blocks for storing user data and a second group of said blocks for storing information of the characteristics of said first group of blocks, storing, in individual ones of the first group of said blocks, user data plus characteristics of the user data being written therein but not including characteristics of said first group of blocks, and storing, in individual ones of the second group of said blocks, a plurality of records of characteristics of a plurality of the first group of blocks but without storing either user data or characteristics of the user data in the second group of blocks. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method of operating a re-programmable non-volatile memory system having a plurality of distinct units of semiconductor memory cells, wherein the memory cells of the individual units are simultaneously erasable, comprising:
-
utilizing a first group of said units for storing user data and a second group of said units for storing information of a characteristic of the individual units of said first group, the characteristic being at least one of an erase operating parameter, a programming operating parameter or a number of operating cycles, storing, in the first group of said units, user data without information of the characteristic, and storing, in the second group of said units, a plurality of records of the characteristic of individual ones of the first group of units but without storing user data in the second group of units. - View Dependent Claims (10, 11, 12, 13, 14, 15)
reading a plurality of the records from at least one of the second group of units and storing the read records in a controller memory outside of the non-volatile memory system, and when accessing one or more of the first group of units to program user data therein or to read user data therefrom, reading from the controller memory those of the records stored therein which contain the characteristic of said one or more of the first group of units being accessed.
-
-
12. The method of claim 11, wherein records having the longest time since being read are removed therefrom when a limited capacity of the controller memory requires space to be made for additional records to be stored therein in order to be read when one or more of corresponding units is being accessed from the first group of units.
-
13. The method of claim 11, wherein, when a plurality of the first group of units with successive addresses are being accessed, an address of a record stored in the controller memory that corresponds to a first of the addressed plurality of the first group of units is calculated and remaining records within the controller memory that correspond to others of the plurality of the first group of units being accessed are addressed by incrementing from one record address to another.
-
14. The method of any one of claims 9-13, wherein the method is practiced when the memory system is enclosed within a card that is removably connectable to a host system.
-
15. The method of any one of claims 9-13, wherein charge storage elements within the memory cells of at least some of the plurality of units are individually operated with more than two storage states in order to store more than one bit of data per charge storage element.
-
16. A method of operating a re-programmable non-volatile memory system having a plurality of distinct units of semiconductor memory cells, wherein the memory cells of the individual units are simultaneously erasable, comprising:
-
utilizing a first group of said units for storing user data and a second group of said units for storing records of characteristics of the individual units of said first group, storing, in the first group of said units, user data without the characteristics of the first group of units, and storing, in the second group of said units, a plurality of said records without user data, wherein said records individually includes an indication of whether a corresponding one of the first group of said units is good or defective, and, if a good indication, further includes data of at least one operating parameter of the corresponding block of the first group, and, if a defective indication, further includes data of an address of another good block without said data of said at least one operating parameter. - View Dependent Claims (17, 18, 19, 20)
-
-
21. A memory system, comprising:
-
at least two non-volatile memory cell arrays formed on at least two respective integrated circuit chips, wherein the memory cells of each of the memory cell arrays are grouped into a number of units of memory cells that are simultaneously erasable and designated to individually store a given quantity of user data, and further wherein the number of such available units is different in individual ones of said at least two memory cell arrays, a memory controller, and a record stored in the memory system which contains non-overlapping logical address assignments of the units of each of the memory cell arrays, thereby to allow the controller to determine from a logical address which of the memory arrays a corresponding physical unit lies. - View Dependent Claims (22, 23, 24, 25, 26)
-
-
27. A method of manufacturing a memory system, comprising:
-
installing and interconnecting at least first and second integrated circuit chips that individually include an array of non-volatile memory cells, wherein said at least first and second integrated circuit chips individually contains stored therein a record of at least a number of units of capacity of its memory cell array for storing user data, and merging the memory array capacity records of each of said at least first and second integrated circuit chips to form a merged record in the array of non-volatile memory cells of said first integrated circuit chip with contiguous ranges of logical memory block addresses assigned to the memory cell arrays of each of the at least first and second integrated circuit chips. - View Dependent Claims (28, 29, 30, 31)
-
-
32. A method of operating a memory system having a controller and memory cells organized into distinct units of a number of simultaneously erasable memory cells that are individually capable of storing a given quantity of data, comprising:
-
operating the memory system with a plurality of arrays of said memory cells on at least two integrated circuit chips, storing in one of the memory units of one of the plurality of arrays a record of(1) a number of units that are available in each of said plurality of memory cell arrays for storing user data and (2) non-overlapping ranges of contiguous logical addresses assigned to said number of the user data units of the individual memory cell arrays, and locating a physical address of a memory cell unit at least in part by accessing the record with a logical address in order to determine one of the plurality of memory cell arrays in which the addressed memory cell unit resides. - View Dependent Claims (33, 34, 35)
-
-
36. A method of operating a memory system including at least first and second integrated circuit chips individually containing an array of non-volatile memory cells grouped into a number of units of memory cells that are simultaneously erasable, comprising:
-
utilizing a plurality of the memory cell units on each of the first and second integrated circuit chips for storing user data therein, storing data of operating parameters in at least one of the memory cell units other than the user data units on each of said first and second integrated chips, the stored data of at least some of the operating parameters being different on the first and second integrated circuit chips, and controlling operation of the first and second integrated circuit chips in accordance with the data of operating parameters stored on their respective operating parameter units. - View Dependent Claims (37, 38, 39, 40, 41, 42)
-
-
43. A memory system, comprising:
-
at least two integrated circuit chips that individually contain an array of non-volatile memory cells grouped into a number of units of memory cells that are simultaneously erasable, a plurality of the memory cell units on each of said at least two integrated circuit chips designated to store user data, at least one of the memory cell units other than the user data units on each of said at least two integrated chips designated to store characteristics of the integrated circuit chip on which said at least one of the memory cell units resides, said characteristics including parameters for scrubbing user data stored in the user data units of the integrated circuit chip on which said at least one of the memory cell units resides, and controlling circuits adapted to cause the user data units of each of said at least two integrated circuit chips to be scrubbed in accordance with the scrubbing parameters stored on respective ones of each of said at least two integrated circuit chips. - View Dependent Claims (44)
-
Specification