Method for unique determination of FET equivalent circuit model parameters
First Claim
Patent Images
1. A method of generating a set of equivalent circuit parameter values for a FET device comprising the steps of:
- measuring a set of S-parameter values associated with the FET device;
generating a circuit model of the FET device;
defining trial Impedance points for the FET circuit model;
extracting model S-parameter values for each trial impedance point for the FET circuit model;
calculating modeled S-parameters from the extracted model parameters for the circuit model for each trial impedance point;
comparing the modeled S-parameters to the measured S-parameters for each trial impedance point;
optimizing the modeled S-parameter values for each trial impedance point by applying a preselected computational resource controlled optimization criteria to each trial impedance point;
calculating an error fit between the optimized S-parameter values and the measured S-parameter values for each trial impedance point; and
, determining a set of equivalent circuit parameters for the FET device by selecting the trial impedance point and model parameter values which resulted in a minimum error fit.
4 Assignments
0 Petitions
Accused Products
Abstract
A method of uniquely extracting both intrinsic and parasitic components from a single set of measured S-parameters is useful for extracting a single set of measured S-parameters for the development of non-linear Field Effect Transistor (FET) models. Competitive extraction where multiple trial solutions are attempted spanning a region or space of feedback impedances is used. Extraction is followed by optimization that reduces the extracted values to a model that better fits measured S-parameters. Optimization can be achieved by further evaluating the speed of convergence in an error metric.
-
Citations
25 Claims
-
1. A method of generating a set of equivalent circuit parameter values for a FET device comprising the steps of:
-
measuring a set of S-parameter values associated with the FET device;
generating a circuit model of the FET device;
defining trial Impedance points for the FET circuit model;
extracting model S-parameter values for each trial impedance point for the FET circuit model;
calculating modeled S-parameters from the extracted model parameters for the circuit model for each trial impedance point;
comparing the modeled S-parameters to the measured S-parameters for each trial impedance point;
optimizing the modeled S-parameter values for each trial impedance point by applying a preselected computational resource controlled optimization criteria to each trial impedance point;
calculating an error fit between the optimized S-parameter values and the measured S-parameter values for each trial impedance point; and
,determining a set of equivalent circuit parameters for the FET device by selecting the trial impedance point and model parameter values which resulted in a minimum error fit. - View Dependent Claims (2, 3, 4, 5, 22, 23)
-
-
6. A method of generating a set of unique device equivalent circuit parameter values that closely model measured S-parameters for a FET-type device comprising the steps of:
-
generating a circuit model of the FET-type device;
measuring a set of S-parameters associated with the FET-type device;
extracting equivalent circuit model parameter values associated with the FET-type device, for a fixed value of feedback impedance, representing a trial solution lying in a space containing a set of feedback impedance trial values;
modeling the S-parameters by applying the equivalent circuit model parameters to the circuit model;
determining an error fit between the modeled S-parameters to the measured S-parameters;
optimizing the extracted equivalent circuit parameter values by applying a preselected computational resource limited criteria to each trial impedance point to minimize the error fit between the modeled and the measured S-parameters; and
deriving a set of unique equivalent circuit parameters for the device by evaluating the error fit between said set of modeled S-parameters and said set of measured S-parameters, wherein the trial impedance point which converges quickest for said preselected criteria is the trial impedance point that minimizes the error fit. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14, 15, 24, 25)
-
-
16. A method for unique determination of FET equivalent circuit parameters comprising the steps of:
-
generating a set of feedback impedance values that define a space of expected parameter values;
generating a FET equivalent circuit model;
applying the feedback impedance values to the circuit model and calculating therefrom modeled S-parameters for each feedback impedance value;
measuring a set of S-parameters from the actual FET;
comparing the measured S-parameter to the modeled S-parameters; and
selecting the S-parameter values for the circuit model that converge so that a sufficiently low error fit between the modeled S-parameters and the measured S-parameters is obtained, said convergence obtained using multiple Minasian extraction cycles. - View Dependent Claims (17, 18, 19, 20, 21)
-
Specification