Manufacturing method for capacitor having electrode formed by electroplating
First Claim
1. A method of manufacturing a capacitor of a semiconductor memory device, comprising:
- (a) forming a conductive film on a conductive plug that connects to an active region of a semiconductor substrate, and on an interlayer dielectric (ILD) film that is around the conductive plug;
(b) forming a non-conductive pattern on the conductive film, the non-conductive pattern exposing a part of the conductive film, the part being on the conductive plug, the non-conductive pattern being formed of one selected from a group consisting of boro-phospho-silicate glass (BPSG), spin-on glass (SOG), phospho-silicate glass (PSG), plasma enhanced SiH4 (PE-SiH4) oxide, plasma enhanced tetra-ethyl-ortho-silicate (PE-TEOS) oxide, high density plasma SiO2 (HDP-SiO2), high temperature oxide (HTO) film, SiOx, SiNx, SiONx, TiOx, AlOx, AlNx, and mixtures thereof;
(c) immersing the semiconductor substrate, the conductive film, and the non-conductive pattern in an aqueous plating solution; and
(d) forming a metal film of a platinum (Pt) group metal on the exposed part of the conductive film by an electroplating method in which the non-conductive pattern controls an area electroplated to form a lower electrode of the capacitor.
1 Assignment
0 Petitions
Accused Products
Abstract
A capacitor having an electrode formed by electroplating, and a manufacturing method thereof are disclosed. According to an embodiment of the invention, a conductive film is formed on a conductive plug connected to an active region of a semiconductor substrate, and on an interlayer dielectric (ILD) film formed around the conductive plug. Then, a non-conductive pattern exposing a part of the conductive film on the conductive plug is formed on the conductive film, and a lower electrode, which is formed of a platinum (Pt) group metal, is formed on the conductive film by electroplating. In addition, the lower electrode can have a rectangular, T-shaped, reverse trapezoid or barrel-shaped cross-section. Electroplating can similarly form an upper electrode of the capacitor.
-
Citations
27 Claims
-
1. A method of manufacturing a capacitor of a semiconductor memory device, comprising:
-
(a) forming a conductive film on a conductive plug that connects to an active region of a semiconductor substrate, and on an interlayer dielectric (ILD) film that is around the conductive plug;
(b) forming a non-conductive pattern on the conductive film, the non-conductive pattern exposing a part of the conductive film, the part being on the conductive plug, the non-conductive pattern being formed of one selected from a group consisting of boro-phospho-silicate glass (BPSG), spin-on glass (SOG), phospho-silicate glass (PSG), plasma enhanced SiH4 (PE-SiH4) oxide, plasma enhanced tetra-ethyl-ortho-silicate (PE-TEOS) oxide, high density plasma SiO2 (HDP-SiO2), high temperature oxide (HTO) film, SiOx, SiNx, SiONx, TiOx, AlOx, AlNx, and mixtures thereof;
(c) immersing the semiconductor substrate, the conductive film, and the non-conductive pattern in an aqueous plating solution; and
(d) forming a metal film of a platinum (Pt) group metal on the exposed part of the conductive film by an electroplating method in which the non-conductive pattern controls an area electroplated to form a lower electrode of the capacitor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
(e) removing the non-conductive pattern and the conductive film under the non-conductive pattern to partially expose the ILD film;
(f) forming a dielectric film on the lower electrode and the exposed ILD film; and
(g) forming an upper electrode on the dielectric film.
-
-
12. The method of claim 11, wherein the dielectric film is formed of one selected from a group consisting of Ta2O5, SrTiO3 (STO), (Ba,Sr)TiO3 (BST), PbZrTiO3 (PZT), SrBi2Ta2O9 (SBT), (Pb,La)(Zr,Ti)O3, Bi4Ti3O12, and mixtures thereof.
-
13. The method of claim 11, wherein the upper electrode is formed by chemical vapor deposition (CVD) or sputtering.
-
14. The method of claim 13, wherein the upper electrode is formed of one selected from a group consisting of Pt group metals, Pt group metal oxides, conductive perovskites, and mixtures thereof.
-
15. The method of claim 14, wherein the upper electrode is formed of one selected from a group consisting of platinum (Pt), rhodium (Rh), ruthenium (Ru), iridium (Ir), osmium (Os), palladium (Pd), PtOx, RhOx, RuOx, IrOx, OsOx, PdOx, CaRuO3, SrRuO3, BaRuO3, BaSrRuO3, CaIrO3, SrIrO3, BaIrO3, (La,Sr)CoO3, and mixtures thereof.
-
16. The method of claim 11, wherein the step (g) comprises:
-
(g-1) forming a conductive seed layer on the dielectric film;
(g-2) immersing the semiconductor substrate, the lower electrode, and the dielectric film in an aqueous plating solution; and
(g-3) forming the upper electrode by electroplating a Pt group metal on the seed layer.
-
-
17. The method of claim 16, wherein the seed layer is formed by chemical vapor deposition (CVD) or sputtering.
-
18. The method of claim 16, wherein the seed layer is formed of one selected from a group consisting of Pt group metals, Pt group metal oxides, conductive perovskites, and mixtures thereof.
-
19. The method of claim 18, wherein the seed layer is formed of one selected from the group consisting of platinum (Pt), rhodium (Rh), ruthenium (Ru), iridium (Ir), osmium (Os), palladium (Pd), PtOx, RhOx, RuOx, IrOx, OsOx, PdOx, CaRuO3, SrRuO3, BaRuO3, BaSrRuO3, CaIrO3, SrIrO3, BaIrO3, (La,Sr)CoO3, and mixtures thereof.
-
20. The method of claim 16, wherein the upper electrode is formed of one selected from a group consisting of Pt, Ir, Ru, Rh, Os, Pd, and mixtures thereof.
-
21. The method of claim 16, wherein the upper electrode is formed of Pt and the plating solution used for the electroplating is one selected from a group consisting of ammonium platinum nitrite (Pt(NH3)2(NO2)2), ammonium chloroplatinate ((NH4)2PtCl6) and chloroplatinic acid (H2PtCl6).
-
22. The method of claim 1, further comprising forming a diffusion barrier film on the conductive plug and the ILD film before the step (a),
wherein the conductive film is formed on the diffusion barrier film in the step (a). -
23. The method of claim 22, wherein the diffusion barrier film is formed of one selected from a group consisting of metal nitride, metal silicide, and mixtures thereof.
-
24. The method of claim 23, wherein the diffusion barrier film is formed of one selected from a group consisting of TiN, TaN, WN, TiSiN, TiAlN, TiBN, ZrSiN, ZrAlN, MoSiN, MoAlN, TaSiN, TaAlN, WSix, TiSix, CoSix, MoSix, TaSix, and mixtures thereof.
-
25. The method of claim 22, further comprising:
-
(e) removing the non-conductive pattern, and the conductive film and the diffusion barrier film under the non-conductive pattern to the extent the ILD film is exposed;
(f) forming a spacer on the exposed ILD film, the spacers covering the exposed side wall of the diffusion barrier film;
(g) forming a dielectric film on the lower electrode and the spacer; and
(h) forming an upper electrode on the dielectric film.
-
-
26. The method of claim 25, wherein the spacer is formed of one selected from a group consisting of SOG, HDP-SiO2, PB-SiH4, PE-TEOS, SiNx, SiONx, BPSG and PSG.
-
27. The method of claim 25, wherein the step (h) comprises:
-
(h-1) forming a conductive seed layer on the dielectric film, using a conductive material; and
(h-2) forming the upper electrode by electroplating a Pt group metal on the seed layer.
-
Specification