LDO regulator having an adaptive zero frequency circuit
First Claim
1. A frequency compensation circuit for a low dropout voltage (LDO) regulator having an amplifying stage and a pass device stage, comprising:
- a current sensing circuit coupled to said pass device stage, said current sensing circuit generating a sense current that varies with an output current generated by said pass device stage; and
an adaptive zero frequency (AZF) circuit coupled to said current sensing circuit, coupled to a ground terminal of said LDO regulator, and coupled to an output terminal of said amplifying stage, wherein said AZF circuit provides a zero in a transfer function equation associated with a frequency response of said LDO regulator, and wherein said zero is located at a frequency which varies with said sense current so that to maintain stability in said LDO regulator and to improve transient response of said LDO regulator under a range of values for said output current.
2 Assignments
0 Petitions
Accused Products
Abstract
A low dropout voltage (LDO) regulator having an adaptive zero frequency circuit is described. The adaptive zero frequency circuit maintains the stability of the LDO regulator and improves the transient response of the LDO regulator under a range of values for the output current, whereas the output current inversely varies with the load resistance coupled to the output of the LDO regulator. The adaptive zero frequency circuit generates a zero having a frequency which varies with the output current. Hence, the frequency of the zero changes to maintain the stability of the LDO regulator despite the variation in the frequency of the low-frequency pole generated by the load resistance and the load capacitance (or output capacitor) coupled to the output of the LDO regulator.
82 Citations
37 Claims
-
1. A frequency compensation circuit for a low dropout voltage (LDO) regulator having an amplifying stage and a pass device stage, comprising:
-
a current sensing circuit coupled to said pass device stage, said current sensing circuit generating a sense current that varies with an output current generated by said pass device stage; and
an adaptive zero frequency (AZF) circuit coupled to said current sensing circuit, coupled to a ground terminal of said LDO regulator, and coupled to an output terminal of said amplifying stage, wherein said AZF circuit provides a zero in a transfer function equation associated with a frequency response of said LDO regulator, and wherein said zero is located at a frequency which varies with said sense current so that to maintain stability in said LDO regulator and to improve transient response of said LDO regulator under a range of values for said output current. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
a n-channel MOSFET (NMOS) having a NMOS drain coupled to said current sensing circuit to receive said sense current, a NMOS source coupled to said ground terminal, and a NMOS gate coupled to said NMOS drain;
a second n-channel MOSFET (NMOS) having a second NMOS drain, a second NMOS source coupled to said ground terminal, and a second NMOS gate coupled to said NMOS gate;
a second p-channel MOSFET (PMOS) having a second PMOS drain coupled to said second NMOS drain, a second PMOS source, and a second PMOS gate coupled to said second PMOS drain, wherein said PMOS gate is coupled to said second PMOS gate; and
a secondary biasing circuit coupled to said second PMOS source.
-
-
9. A frequency compensation circuit as recited in claim 7 wherein said capacitor includes a first terminal and a second terminal, wherein said first terminal is coupled to said ground terminal, wherein said PMOS drain is coupled to said second terminal, wherein said PMOS gate is coupled to said bias circuit such that said bias circuit biases said PMOS in a linear region, wherein said PMOS source is coupled to said output terminal of said amplifying stage, and wherein said bias parameter comprises a voltage between said PMOS gate and said PMOS source.
-
10. A frequency compensation circuit as recited in claim 1 wherein said pass device stage comprises a power p-channel MOSFET which generates said output current.
-
11. A frequency compensation circuit as recited in claim 1 wherein said pass device stage comprises a power PNP transistor which generates said output current.
-
12. A frequency compensation circuit as recited in claim 1 wherein said current sensing circuit comprises a p-channel MOSFET.
-
13. A frequency compensation circuit as recited in claim 1 wherein said LDO regulator includes an output and an output capacitor coupled between said output and said ground terminal, wherein said output capacitor includes an equivalent series resistance (ESR), and wherein said stability of said LDO regulator is minimally dependent on said ESR.
-
14. A frequency compensation circuit as recited in claim 13 wherein said output capacitor comprises a ceramic capacitor.
-
15. A low dropout voltage (LDO) regulator comprising:
-
an error amplifier having an amplifying stage and a pass device stage, said error amplifier generating a regulated voltage at an output of said LDO regulator;
a current sensing circuit coupled to said pass device stage, said current sensing circuit generating a sense current that varies with an output current generated by said pass device stage at said output of said LDO regulator; and
an adaptive zero frequency (AZF) circuit coupled to said current sensing circuit, coupled to a ground terminal of said LDO regulator, and coupled to an output terminal of said amplifying stage, wherein said AZF circuit provides a zero in a transfer function equation associated with a frequency response of said LDO regulator, and wherein said zero is located at a frequency which varies with said sense current so that to maintain stability in said LDO regulator and to improve transient response of said LDO regulator under a range of values for said output current. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28)
a n-channel MOSFET (NMOS) having a NMOS drain coupled to said current sensing circuit to receive said sense current, a NMOS source coupled to said ground terminal, and a NMOS gate coupled to said NMOS drain;
a second n-channel MOSFET (NMOS) having a second NMOS drain, a second NMOS source coupled to said ground terminal, and a second NMOS gate coupled to said NMOS gate;
a second p-channel MOSFET (PMOS) having a second PMOS drain coupled to said second NMOS drain, a second PMOS source, and a second PMOS gate coupled to said second PMOS drain, wherein said PMOS gate is coupled to said second PMOS gate; and
a secondary biasing circuit coupled to said second PMOS source.
-
-
23. A low dropout voltage (LDO) regulator as recited in claim 21 wherein said capacitor includes a first terminal and a second terminal, wherein said first terminal is coupled to said ground terminal, wherein said PMOS drain is coupled to said second terminal, wherein said PMOS gate is coupled to said bias circuit such that said bias circuit biases said PMOS in a linear region, wherein said PMOS source is coupled to said output terminal of said amplifying stage, and wherein said bias parameter comprises a voltage between said PMOS gate and said PMOS source.
-
24. A low dropout voltage (LDO) regulator as recited in claim 15 wherein said pass device stage comprises a power p-channel MOSFET which generates said output current.
-
25. A low dropout voltage (LDO) regulator as recited in claim 15 wherein said pass device stage comprises a power PNP transistor which generates said output current.
-
26. A low dropout voltage (LDO) regulator as recited in claim 15 wherein said current sensing circuit comprises a p-channel MOSFET.
-
27. A low dropout voltage (LDO) regulator as recited in claim 15 further comprising an output capacitor coupled between said output and said ground terminal, wherein said output capacitor includes an equivalent series resistance (ESR), and wherein said stability of said LDO regulator is minimally dependent on said ESR.
-
28. A low dropout voltage (LDO) regulator as recited in claim 27 wherein said output capacitor comprises a ceramic capacitor.
-
29. A method of frequency compensating a low dropout voltage (LDO) regulator having an amplifying stage and a pass device stage, said method comprising the steps of:
-
a) providing a capacitor and a variable resistance device in series between a ground terminal of said LDO regulator and an output terminal of said amplifying stage, wherein said variable resistance device has a resistance which inversely varies with a bias parameter;
b) sensing an output current generated by said pass device stage;
c) generating a sense current that varies with said output current; and
d) generating said bias parameter for said variable resistance device in response to said sense current, wherein said resistance inversely varies with said sense current. - View Dependent Claims (30, 31, 32, 33, 34, 35, 36, 37)
-
Specification