Method and circuit for adjusting a self-refresh rate to maintain dynamic data at low supply voltages
First Claim
1. A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising:
- a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode to adjust the value of the bias voltage as a function of a magnitude of the supply voltage;
a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and
a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A method and circuit for refreshing dynamic data stored in an integrated circuit are disclosed. The integrated circuit receives a supply voltage and operates in a self-refresh mode of operation to refresh the dynamic data at a refresh time that defines how often the dynamic data is refreshed during the self-refresh mode. The method includes monitoring a magnitude of the supply voltage and adjusting the refresh time as a function of the monitored magnitude of the supply voltage. The integrated circuit may be any type of integrated circuit that stores dynamic data, such as a memory device like a dynamic random access memory, DDR DRAM, SLDRAM, or RDRAM, or other type of integrated circuit such as a microprocessor.
52 Citations
20 Claims
-
1. A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising:
-
a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode to adjust the value of the bias voltage as a function of a magnitude of the supply voltage;
a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and
a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising:
-
a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode to output the supply voltage as the bias voltage;
a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and
a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal. - View Dependent Claims (7, 8, 9)
-
-
10. A refresh controller for controlling a refresh rate of dynamic data in an integrated circuit, the refresh controller comprising:
-
a variable bias voltage generator adapted to receive a supply voltage and operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a low-power mode responsive to a bias voltage adjustment command that is generated external to the integrated circuit, the variable bias voltage generator operable in response to the command to adjust the value of the bias voltage as a function of a magnitude of the supply voltage;
a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and
a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A refresh controller for controlling a refresh rate of dynamic data, the refresh controller comprising:
-
a variable bias voltage generator adapted to receive a supply voltage, the variable bias voltage generator operable in a normal mode to generate a bias voltage having a substantially constant value, and operable in a first low-power mode to adjust the value of the bias voltage as a function of a magnitude of the supply voltage and operable in a second low-power mode to output the supply voltage as the bias voltage;
a self-refresh oscillator coupled to the variable bias voltage generator to receive the bias voltage signal, the self-refresh oscillator developing a refresh clock signal having a frequency that is a function of the bias voltage; and
a refresh control circuit coupled to the self-refresh oscillator to receive the refresh clock signal, the refresh control circuit operable in response to the refresh clock signal to develop refresh signals that control the refresh rate of the dynamic data as a function of the frequency of the refresh clock signal. - View Dependent Claims (17, 18, 19, 20)
-
Specification