Method and system for controlling a power on sequence in response to monitoring respective components of a computer system with multiple CPU sockets to determine proper functionality

  • US 6,615,360 B1
  • Filed: 01/25/2000
  • Issued: 09/02/2003
  • Est. Priority Date: 01/25/2000
  • ×

    Create Patent Alert


    *Certain alert events are not available for your current subscription level. Upgrade
  • Save
    ×



    ×

    Thank you for your feedback

    ×
    ×