×

Reconfigurable priority encoding

  • US 6,621,295 B1
  • Filed: 01/15/2002
  • Issued: 09/16/2003
  • Est. Priority Date: 01/15/2002
  • Status: Expired due to Term
First Claim
Patent Images

1. A priority encoding arrangement for identifying a highest priority signal in a selected state from a plurality of input signals, comprising:

  • a priority routing block implemented on a programmable logic device (PLD), the priority routing block having a plurality of input ports arranged to receive the respective input signals and a plurality of output ports respectively coupled to the input ports; and

    a priority encoder implemented on the PLD and having input ports respectively coupled to the output ports of the priority routing block, wherein each input port has a priority relative to others of the input ports, the priority encoder configured to generate an address signal that identifies the input signal having a highest priority and that is in the selected state, wherein the PLD is configured with a current configuration bitstream and further comprising a run-time reconfiguration control arrangement coupled to the programmable logic device, the run-time reconfiguration control arrangement configured to generate from the current configuration bitstream a new configuration bitstream that changes one or more selected couplings of routing block input ports to routing block output ports and reconfigure the PLD with the new configuration bitstream.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×