Packaged integrated circuits and methods of producing thereof
First Claim
Patent Images
1. A packaged integrated circuit comprising:
- an integrated circuit substrate lying in a substrate;
plane and having electrical circuitry formed thereon;
a package enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane and at least one third surface disposed at an angle to said first and second planar surfaces; and
a plurality of electrical contacts, each connected to said electrical circuitry at said substrate plane, at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface, at least one individual electrical contact from among said plurality of electrical contacts extending along at least a portion of said at least;
one third surface.
9 Assignments
0 Petitions
Accused Products
Abstract
This invention discloses a packaged integrated circuit including an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, a package enclosing the integrated circuit substrate and defining first and second planar surfaces generally parallel to the substrate plane and a plurality of electrical contacts, each connected to the electrical circuitry at the substrate plane, at least some of the plurality of electrical contacts extending onto the first planar surface and at least some of the plurality of electrical contacts extending onto the second planar surface.
A method for producing packaged integrated circuits is also disclosed.
210 Citations
38 Claims
-
1. A packaged integrated circuit comprising:
-
an integrated circuit substrate lying in a substrate;
plane and having electrical circuitry formed thereon;
a package enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane and at least one third surface disposed at an angle to said first and second planar surfaces; and
a plurality of electrical contacts, each connected to said electrical circuitry at said substrate plane, at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface, at least one individual electrical contact from among said plurality of electrical contacts extending along at least a portion of said at least;
one third surface.- View Dependent Claims (2, 3, 4, 5, 6, 34, 35, 36, 37, 38)
-
-
7. A packaged integrated circuit assembly comprising:
-
a packaged integrated circuit including an integrated circuit substrate;
lying in a substrate plane and having electrical circuitry formed thereon, a package enclosing said integrated circuit substrate and defining first and second planar Surfaces generally parallel to said substrate plane, at least one third surface disposed at an angle to said first; and
second planar surfaces and a plurality of electrical contacts, each connected to said electrical circuitry at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface, at least one individual electrical contact from among said plurality of electrical contacts extending along at least a portion of said at least one third surface; and
at least one additional electrical circuit element mounted onto and supported by said second planar surface and electrically coupled to at least one of said plurality of electrical contacts extending therealong. - View Dependent Claims (8, 9, 10, 11, 12, 13)
-
-
14. A method for producing packaged integrated Circuits comprising:
-
producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon;
providing wafer scale packaging enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane and at least one third surface disposed at an angle to said first and second planar surfaces;
forming on said wafer scale packaging a plurality of electrical contacts, each connected to said electrical circuitry at said substrate plane, at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface, at least one individual electrical contact from among said plurality of electrical contacts extending along at least a portion of said at least one third surface; and
separating said integrated circuit substrate in said wafer scale packaging into a plurality of individual chip pack-7gos. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. A method for producing packaged integrated circuit assemblies, the method comprising:
-
producing, on a wafer scale, an integrated circuit substrate lying in a substrata plane and having electrical circuitry formed thereon;
providing wafer scale packaging enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane and at least one third surface disposed at an angle to said first and second planar surfaces;
forming on said wafer scale packaging a plurality of electrical contacts, each connected to said electrical circuitry, at leapt some of said plurality of electrical contacts extending onto said;
First planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface, at least one individual electrical contact from among said plurality of electrical contacts extending along at least a portion of said at least one third surface;
separating said integrated circuit substrate in said wafer scale packaging into a plurality of individual chap packages; and
subsequently mounting onto said at second planar surface of at least one of said plurality of individual chip packages, at least one additional electrical circuit element, said at least one additional electrical circuit element being supported key said second planar surface and electrically coupled to at least;
one of said plurality of electrical contacts extending therealong.- View Dependent Claims (21, 22, 23, 24, 25, 26)
-
-
27. A method for producing packaged integrated circuit:
- assemblies, the method comprising;
producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon;
providing wafer scale packaging enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane and at least one third surface disposed at an angle to said first and second planar surface;
forming on said wafer scale packaging a plurality of electrical contacts, each connected to said electrical circuitry, at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface, at least one individual electrical contact from among said plurality of electrical contacts extending along at least a portion of said at least one third surface;
mounting onto said at second planar surface of said wafer scale packaging, at least one additional electrical circuit element, said at least one additional electrical circuit element being supported by said second planar surface and electrically coupled to at least one of said plurality of electrical contacts extending therealong; and
subsequently separating said integrated circuit substrate in said wafer scale packaging into a plurality of individual, chip packages. - View Dependent Claims (28, 29, 30, 31, 32, 33)
- assemblies, the method comprising;
Specification