×

Test bus architecture

  • US 6,625,768 B1
  • Filed: 03/29/2000
  • Issued: 09/23/2003
  • Est. Priority Date: 03/29/2000
  • Status: Expired due to Fees
First Claim
Patent Images

1. A method of testing an integrated circuit comprising a plurality of agents, the method comprising:

  • providing a test block select signal to a plurality of select decoders respectively disposed in each of said plurality of agents;

    providing at least one internal signal group to each select decoder, said at least one internal signal group being outputted from circuitry to be tested within the agent of said select decoder;

    providing a test function select signal to said select decoders of said plurality of agents; and

    providing an output from each of said select decoders to a test bus output;

    wherein a selected internal signal group is outputted to said test bus output upon the agent of said selected signal group being selected in accordance with said test block select signal and the selected signal group being selected in accordance with said test function select signal by the select decoder.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×