Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
First Claim
1. A system comprising:
- a host system, comprising;
a computer system including a microprocessor; and
a host system connector to receive a memory card and connectable to (1) receiving address, user data and command signals from said host system according to a given protocol and (2) providing user data and status signals to said host system according to said given protocol;
a plurality of said memory cards which individually include a card connector that mechanically mates with the host system connector to provide a removable electrical connection therebetween, said card connector being connected to an integrated circuit array of floating gate memory cells organized in groups of cells that are individually addressable for simultaneous erasure of the cells of a group, said memory cards additionally being individually formed of a package having a width less than 5.5 centimeters and a length less than 9.0 centimeters;
a memory controller including at least one controller microprocessor that executes commands from the host system and a buffer memory that temporarily stores user data being written to or read from a memory card inserted in the host system connector, said memory controller additionally being responsive to an address of at least one mass memory storage block from the host system for accessing through said host system and card connectors a corresponding at least one of the memory cell groups within one of the plurality of memory cards having its card connector mated with said host system connector; and
a communication circuit including a serial portion extending through the host system and memory card connectors to transfer user data between the host system and said at least one accessed memory cell group.
2 Assignments
0 Petitions
Accused Products
Abstract
A very small computer memory card is densely packed with a large number of flash EEPROM integrated circuit chips. A computer memory system provides for the ability to removably connect one or more of such cards with a common controller circuit that interfaces between the memory cards and a standard computer system bus. Alternately, each card can be provided with the necessary controller circuitry and thus is connectable directly to the computer system bus. An electronic system is described for a memory system and its controller within a single memory card. In a preferred physical arrangement, the cards utilize a main circuit board with a plurality of sub-boards attached thereto on both sides, each sub-board carrying several integrated circuit chips.
128 Citations
16 Claims
-
1. A system comprising:
-
a host system, comprising;
a computer system including a microprocessor; and
a host system connector to receive a memory card and connectable to (1) receiving address, user data and command signals from said host system according to a given protocol and (2) providing user data and status signals to said host system according to said given protocol;
a plurality of said memory cards which individually include a card connector that mechanically mates with the host system connector to provide a removable electrical connection therebetween, said card connector being connected to an integrated circuit array of floating gate memory cells organized in groups of cells that are individually addressable for simultaneous erasure of the cells of a group, said memory cards additionally being individually formed of a package having a width less than 5.5 centimeters and a length less than 9.0 centimeters;
a memory controller including at least one controller microprocessor that executes commands from the host system and a buffer memory that temporarily stores user data being written to or read from a memory card inserted in the host system connector, said memory controller additionally being responsive to an address of at least one mass memory storage block from the host system for accessing through said host system and card connectors a corresponding at least one of the memory cell groups within one of the plurality of memory cards having its card connector mated with said host system connector; and
a communication circuit including a serial portion extending through the host system and memory card connectors to transfer user data between the host system and said at least one accessed memory cell group. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
a plurality of temporary storage registers, including at least one set for storing a storage block address received from the host system, a command register and a status means for allowing the host system to write a storage block address to said one register set, to write a command to the command register, to read a status from the status register, to write user data into the buffer memory and to read user data from the buffer memory, means including the controller microprocessor for reading from said one register set the address stored from the host system and translating said host system address into an address of one or more memory cell groups corresponding to the host system address, and means including the controller microprocessor for reading the command register and (1) in response to a read command, transferring user data within the addressed at least one memory cell group into the buffer memory and then write a completion status in the status register, or (2) in response to a write command, transferring user data from the buffer memory into the addressed at least one memory cell group and write a completion status into the status register.
-
-
7. The system according to claim 1 wherein said memory system includes a second host connector to receive and connect the card connector of another of the plurality of said memory cards, thereby to establish operation of the controller simultaneously with two of said plurality of memory cards.
-
8. The system according to claim 1 wherein individual ones of the groups of memory cells that are simultaneously erasable include enough cells to store 512 bytes of user data plus overhead data related to a sector and the user data stored therein.
-
9. The system according to claim 1, wherein the memory cards individually include:
-
a plurality of sub-boards each carrying a plurality of flash EEPROM integrated circuit chips and including electrical conductors attached thereto which interconnect said chips to a plurality of electrical contacts along one edge of said sub-board, said contacts having a predetermined pattern therealong, a main circuit board including electrical conductors attached thereto and extending between (a) a plurality of rows of electrical contacts on at least one side thereof that are each arranged in said pattern and (b) a plurality of electrical contacts at an edge thereof positioned to form part of a connector, said sub-boards being attached to said main board with their edge contacts being electrically connected to respective ones of said plurality of rows of contacts on the main board, and a cover enclosing said main printed circuit board and the attached sub-boards.
-
-
10. The system of claim 1, wherein the memory cells of the integrated circuit array are individually programmable into exactly two states in order to store exactly one bit of data per cell.
-
11. The system of claim 1, wherein the memory cells of the integrated circuit array are individually programmable into more than two states in order to store more than one bit of data per cell.
-
12. A host system adapted for use with a plurality of memory cards which individually include a card connector that mechanically mates with a host system connector to provide a removable electrical connection therebetween, said card connector being connected to an integrated circuit array of floating gate memory cells organized in groups of cells that are individually addressable for simultaneous erasure of the cells of a group, said memory cards additionally being individually formed of a package having a width less than 5.5 centimeters and a length less than 9.0 centimeters, the host system comprising:
-
a computer system including a microprocessor; and
a memory controller having a connector to receive said memory cards and connectable to (1) receiving address, user data and command signals from said memory cards according to a given protocol and (2) providing user data and status signals to said memory cards according to said given protocol, said controller including at least one controller microprocessor that executes commands from the computer system and a buffer memory that temporarily stores user data being written to or read from a memory card inserted in the controller connector, said memory controller additionally being responsive to an address of at least one mass memory storage block from the host system for accessing through said controller and card connectors a corresponding at least one of the memory cell groups within one of the plurality of memory cards having its card connector mated with said controller connector, and a communication circuit including a serial portion extending through the host system and controller connectors to transfer user data between the host system and said at least one accessed memory cell group. - View Dependent Claims (13, 14, 15, 16)
a plurality of temporary storage registers, including at least one set for storing a storage block address received from the host system, a command register and a status register, means for allowing the host system to write a storage block address to said one register set, to write a command to the command register, to read a status from the status register, to write user data into the buffer memory and to read user data from the buffer memory, means including the controller microprocessor for reading from said one register set the address stored from the host system and translating said host system address into an address of one or more memory cell groups corresponding to the host system address, and means including the controller microprocessor for reading the command register and (1) in response to a read command, transferring user data within the addressed at least one memory cell group into the buffer memory and then write a completion status in the status register, or (2) in response to a write command, transferring user data from the buffer memory into the addressed at least one memory cell group and write a completion status into the status register.
-
-
16. The system according to claim 12 wherein said memory system includes a second controller connector to receive and connect the card connector of another of the plurality of said memory cards, thereby to establish operation of the controller simultaneously with two of said plurality of memory cards.
Specification