Self-configuring input buffer on flash memories
First Claim
1. An input buffer for a memory comprising:
- an inverter configured to receive as inputs first and second separately defined logic high levels and a first separately defined logic low level; and
a driver configured to translate the output of the inverter to a third separately defined logic high level when the input to the inverter is either the first or second separately defined logic high level and to translate the output of the inverter to a second separately defined logic low level when the input to the inverter is the first separately defined logic low level;
the input buffer being self-configuring to accept as inputs the first and second separately defined logic high levels.
7 Assignments
0 Petitions
Accused Products
Abstract
A low-power input buffer for a nonvolatile writeable memory is described. The low-power input buffer accepts input signals having one of a number of pairs of logic levels. The low-power input buffer provides output signals having a pair of logic levels that may differ from the logic levels of the input signal. The low-power input buffer comprises an inverter that receives an input signal, a circuit with a relatively low voltage drop, and a feedback pull-up device. The circuit with the relatively low voltage drop causes the low-power input buffer to accept input signals having one pair of logic levels while providing signals that may have a different pair of logic levels. The feedback pull-up device prevents the low-power input buffer from drawing leakage current. The low-power input buffer is coupled to the nonvolatile writeable memory and coupled to the same power supply output as the nonvolatile writeable memory. The low-power input buffer uses input signals having logic levels compatible with complementary metal-oxide semiconductor (CMOS) technology.
44 Citations
31 Claims
-
1. An input buffer for a memory comprising:
-
an inverter configured to receive as inputs first and second separately defined logic high levels and a first separately defined logic low level; and
a driver configured to translate the output of the inverter to a third separately defined logic high level when the input to the inverter is either the first or second separately defined logic high level and to translate the output of the inverter to a second separately defined logic low level when the input to the inverter is the first separately defined logic low level;
the input buffer being self-configuring to accept as inputs the first and second separately defined logic high levels. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A memory comprising:
-
(1) a memory array;
(2) an input buffer comprising;
an inverter configured to receive as inputs first and second separately defined logic high levels and a first separately defined logic low level; and
a driver configured to translate the output of the inverter to a third separately defined logic high level when the input to the inverter is either the first or second separately defined logic high level and to translate the output of the inverter to a second separately defined logic low level when the input to the inverter is the first separately defined logic low level;
the input buffer being self-configuring to accept as inputs the first and second separately defined logic high levels; and
(3) the memory array coupled to the input buffer. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26)
-
-
27. A processing system comprising:
-
(1) a processor;
(2) a memory comprising;
(a) a memory array;
(b) an input buffer comprising;
an inverter configured to receive as inputs first and second separately defined logic high levels and a first separately defined logic low level; and
a driver configured to translate the output of the inverter to a third separately defined logic high level when the input to the inverter is either the first or second separately defined logic high level and to translate the output of the inverter to a second separately defined logic low level when the input to the inverter is the first separately defined logic low level;
the input buffer being self-configuring to accept as inputs the first and second separately defined logic high levels;
(c) the memory array coupled to the input buffer; and
(3) the processor coupled to the memory. - View Dependent Claims (28, 29, 30, 31)
-
Specification