×

Coherent translation look-aside buffer

  • US 6,633,967 B1
  • Filed: 08/31/2000
  • Issued: 10/14/2003
  • Est. Priority Date: 08/31/2000
  • Status: Expired due to Term
First Claim
Patent Images

1. A method for ensuring coherency of address translation information stored in a translation look-aside buffer (TLB) disposed in a first input/output (I/O) bridge of a multiprocessor computer system comprising a plurality of interconnected processors, and one or more shared memories coupled to the processors, the method comprising the steps of:

  • storing address translation information in the one or more shared memories;

    providing one or more directories configured to maintain coherency status of the address translation information stored in the one or more shared memories;

    receiving at a selected directory a request from the first I/O bridge for particular address translation information stored at the one or more shared memories;

    granting the first I/O bridge exclusive ownership to the requested address translation information stored at the one or more shared memories, at least in part, by updating the coherency status at the selected directory;

    sending the first I/O bridge a copy of the requested address translation information; and

    storing the copy of the requested address translation information at the TLB.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×