Microprocessor with high-reliability operating mode

• US 6,640,313 B1
• Filed: 12/21/1999
• Issued: 10/28/2003
• Est. Priority Date: 12/21/1999
• Status: Expired due to Term

• Current Assignee: Intel Corporation
• Original Assignee: Intel Corporation
• Inventors: Quach, Nhon
• Primary Examiner(s): Beausoliel, Robert
• Assistant Examiner(s): MCCARTHY, CHRISTOPHER S
• Application Number:
  US09/470,098
• Time in Patent Office: 1,407 Days
• Field of Search: 714/11, 714/12, 714/17, 714/10, 712/43, 712/229, 712/20, 700/4, 700/5
• US Class Current: 714/10
• CPC Class Codes: G06F 11/1641 where the comparison is not performed by the redundant processing components
• CPC Class Codes: G06F 2201/845 Systems in which the redundancy can be transformed in increased performance

Abstract

The present invention provides a processor capable of operating in high reliability and high performance modes in response to mode switch events. Execution resources of the processor are organized into multiple execution clusters. An issue unit provides different instructions to the execution clusters in high performance mode. The issue unit provides the same instructions to the execution clusters in high reliability mode and results generated by the different execution clusters are compared to detect soft errors. The processor may be switched between the high reliability and high performance mode under software control or in response to the detection of certain conditions, such as the execution of certain types of process threads. These include process threads from the operating system kernel, process threads comprising uncacheable instructions, and machine check process threads.

Claims

1. A processor comprising:

first and second execution clusters including a first plurality of execution resources and a second plurality of execution resources, respectively, of a plurality of execution units; and

an issue module to provide instructions to the first and second execution clusters, the issue module to provide different instructions to the first and second execution clusters when the processor is in a high-performance mode and to provide identical instructions to the first and second execution clusters when the processor is in a high reliability mode.

2. The processor of claim 1, wherein the instructions are instruction bundles, each instruction bundle comprising one or more instruction syllables.

3. A processor comprising:

first and second execution clusters; and

an issue module to provide instructions to the first and second execution clusters, the issue module to provide different instructions to the first and second execution clusters when the processor is in a high-performance (“

HP”

) mode and to provide identical instructions to the first and second execution clusters when the processor is in a high reliability (“

HR”

) mode, wherein the instructions are instruction bundles, each instruction bundle comprising one or more instruction syllables, wherein the issue module includes a dispersal module and the first and second execution clusters each includes a plurality of execution units, the dispersal module to direct an instruction syllable in the instruction bundles to one of the plurality of execution units in one or both of the execution clusters, according to whether the processor is in HP or HR mode, respectively.

4. The process of claim 3, further comprising a check unit to compare execution results from the first and second execution clusters when the processor is in high reliability mode and to signal an error when the execution results do not match.

5. The processor of claim 4, wherein the check unit is deactivated when the processor is in high performance mode.

6. The processor of claim 3, further comprising an execution mode bit, the execution mode bit being in a first logic state when the processor is in HR mode and in a second logic state when the processor is in HP mode.

7. The processor of claim 6, wherein the issue module provides identical or different instructions to the first and second execution clusters according to whether the execution mode bit is in the first or second logic state, respectively.

8. The processor of claim 6, wherein the execution mode bit is set to the first or second logic state by a mode switch instruction.

9. The processor of claim 3, wherein the issue module includes an instruction queue having first and second instruction slots, the instruction module to issue instructions in the first and second slots to the first and second execution clusters, respectively, when the processor is in the high performance mode.

10. The processor of claim 9, wherein the issue module issues instructions from the first slot to the first and second execution clusters when the processor is in the high reliability mode.

11. A computer system comprising:

a memory to store a plurality of instructions, including a mode switch instruction; and

a processor including

first and second execution clusters including a first plurality of execution resources and a second plurality of execution resources, respectively, of a plurality of execution units; and

an issue module to provide identical instructions to the first and second execution clusters when the processor is in a first mode and to provide different instructions to the first and second execution clusters when the processor is in a second mode, the processor switching between the first and second processor modes in response to the mode switch instruction.

12. The computer system of claim 11, wherein the issue module includes a plurality of slots, the issue module to provide instructions from a first and second of the plurality of slots to the first and second execution clusters when the processor is in the second mode and to provide instructions from the first slot to the both the first and second execution clusters when the processor is in the first mode.

13. The computer system of claim 12, wherein the processor includes an execution mode status bit, and the issue module provides instructions to the execution clusters according to a logic state of the execution mode status bit.

14. The computer system of claim 11, wherein the processor includes an execution mode status bit that indicates to the issue module whether the processor is in the first or second execution mode.

15. A computer system comprising:

a memory to store a plurality of instructions, including a mode switch instruction; and

a processor including

first and second execution clusters; and

an issue module to provide identical instructions to the first and second execution clusters when the processor is in a first mode and to provide different instructions to the first and second execution clusters when the processor is in a second mode, the processor switching between the first and second processor modes in response to the mode switch instruction, wherein the issue module includes a plurality of slots, the issue module to provide instructions from a first and second of the plurality of slots to the first and second execution clusters when the processor is in the second mode and to provide instructions from the first slot to the both the first and second execution clusters when the processor is in the first mode, wherein the mode switch instruction includes first and second mode switch instructions that set the execution mode status bit to first and second logic states, respectively, when the processor is to switch to the first and second execution modes; and

an execution mode status bit, wherein the issue module provides instructions to the execution clusters according to a logic state of the execution mode status bit.

16. The computer system of claim 15, wherein the processor further comprises a check unit that compares execution results generated by the first and second execution clusters when the processor is in the first mode and signals an error if the execution results do not agree.

17. The computer system of claim 16, wherein the check unit is deactivated when the processor is in the second mode.

18. A computer system comprising:

a memory to store a plurality of instructions, including a mode switch instruction, and

a processor including

first and second execution clusters; and

an issue module to provide identical instructions to the first and second execution clusters when the processor is in a first mode and to provide different instructions to the first and second execution clusters when the processor is in a second mode, the processor switching between the first and second processor modes in response to the mode switch instruction, wherein the mode switch instruction comprises first and second mode switch instructions, the first mode switch instruction to write a first value to the execution mode status bit when the processor is to switch to the first execution mode, and the second mode switch instruction to write a second value to the execution mode status bit when the processor is to switch to the second execution mode; and

an execution mode status bit that indicates to the issue module whether the processor is in the first or second execution mode.

19. The computer system of claim 18, wherein the first mode switch instruction is executed when the processor is in the second mode and a code segment having a first type is scheduled to execute and the second mode switch instruction is executed when the processor is in the first mode and a code segment having a first type is scheduled to execute.

20. A computer system comprising:

a memory to store a process thread;

a processor including;

first and second execution clusters including a first plurality of execution resources and a second plurality of execution resources, respectively, of a plurality of execution units; and

an issue module to provide identical instructions to the first and second execution clusters when the processor is in a first mode and to provide different instructions to the first and second execution clusters when the processor is in a second mode, the processor to be switched between the first and second modes in response to a mode switch event.

21. The computer system of claim 20, wherein an instruction in the process thread includes a designation and the mode switch event occurs when the processor detects the designation.

22. The computer system of claim 21, wherein the designation is a bit associated with the instruction, the bit indicating that the instruction is uncacheable.

23. The computer system of claim 20, wherein the process thread includes a mode switch instruction and the mode switch event occurs when the mode switch instruction is retired.