Fabricating a DMOS transistor
First Claim
1. A method of fabricating a DMOS transistor, the method comprising:
- providing a semiconductor substrate having a gate oxide and a trenched gate;
implanting first conductive dopants into a surface of the semiconductor substrate adjacent to the trenched gate to form a first doping region;
depositing an insulating layer over the semiconductor substrate;
selectively etching the insulating layer to form a source contact window over a central portion of the first doping region and to leave an insulator structure above the trenched gate, the source contact window of the insulating layer having an enlarged, top portion which is larger in size than a bottom portion of the source contact window closer to the first doping region than the enlarged top portion; and
implanting second conductive dopants through the source contact window to form a second doping region in the central portion of the first doping region, at least a portion of the second doping region being formed by changing a conductive type of the central portion of the first doping region to a conductive type of the second conductive dopants.
2 Assignments
0 Petitions
Accused Products
Abstract
Embodiment of the present invention are directed to improving the performance of a DMOS transistor. A method of fabricating a DMOS transistor comprises providing a semiconductor substrate having a gate oxide and a trenched gate, and implanting first conductive dopants into a surface of the semiconductor substrate adjacent to the trenched gate to form a first doping region. An insulating layer is deposited over the semiconductor substrate; and selectively etching the insulating layer to form a source contact window over a central portion of the first doping region and to leave an insulator structure above the trenched gate. The source contact window of the insulating layer has an enlarged top portion which is larger in size than a bottom portion of the source contact window closer to the first doping region than the enlarged top portion. The enlarged top portion is typically bowl-shaped. Second conductive dopants are implanted through the source contact window to form a second doping region in the central portion of the first doping region.
21 Citations
22 Claims
-
1. A method of fabricating a DMOS transistor, the method comprising:
-
providing a semiconductor substrate having a gate oxide and a trenched gate;
implanting first conductive dopants into a surface of the semiconductor substrate adjacent to the trenched gate to form a first doping region;
depositing an insulating layer over the semiconductor substrate;
selectively etching the insulating layer to form a source contact window over a central portion of the first doping region and to leave an insulator structure above the trenched gate, the source contact window of the insulating layer having an enlarged, top portion which is larger in size than a bottom portion of the source contact window closer to the first doping region than the enlarged top portion; and
implanting second conductive dopants through the source contact window to form a second doping region in the central portion of the first doping region, at least a portion of the second doping region being formed by changing a conductive type of the central portion of the first doping region to a conductive type of the second conductive dopants. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
forming a photoresist pattern having an opening on the insulating layer above the first doping region; and
dry etching the insulating layer through the opening to form the source contact window having the enlarged top portion over the central portion of the first doping region and to leave the insulator structure above the trenched gate.
-
-
7. The method of claim 1 further comprising forming a conductive layer on the insulator structure, after implanting the second conductive dopants, to contact the source contact window.
-
8. The method of claim 7 wherein the conductive layer is made of aluminum or an aluminum alloy.
-
9. The method of claim 1 wherein the insulating layer comprises BPSG.
-
10. The method of claim 1 wherein the insulating layer comprises silicon oxide.
-
11. The method of claim 1 further comprising removing a portion of the first doping region and the second doping region from the surface of the semiconductor substrate, wherein the first doping region has a concentration of the first conductive dopants which is larger than a maximum concentration of the second conductive dopants in the second doping region.
-
12. The method of claim 1 wherein the first doping region is formed by implanting the first conductive dopants into the surface of the semiconductor substrate without using a mask.
-
13. A method of fabricating a DMOS transistor, the method comprising:
-
providing a semiconductor substrate having a gate oxide and a trenched gate;
implanting N-type dopants into a surface of the semiconductor substrate adjacent to the trenched gate to form an N-type doping region;
depositing an insulating layer over the semiconductor substrate;
forming a photoresist pattern having an opening above a central portion of the N-type doping region;
wet etching the insulating layer through the opening of the photoresist pattern to form an undercut structure in the insulating layer below the opening of the photoresist pattern;
dry etching the insulating layer through the opening of the photoresist pattern to form a source contact window over the central portion of the N-type doping region and to leave an insulator structure under the photoresist pattern and above the trenched gate, the source contact window of the insulating layer having an enlarged top portion formed by the undercut structure;
implanting P-type dopants through the source contact window to form a P-type doping region in the central portion of the N-type doping region, at least a portion of the P-type doping region being formed by reversing a conductive type of the central portion of the N-type doping region; and
removing the photoresist pattern. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22)
-
Specification