Methods of fabricating vertical field effect transistors by conformal channel layer deposition on sidewalls
First Claim
1. A method of fabricating a vertical field effect transistor comprising:
- depositing a vertical channel on a microelectronic substrate at a thickness along the microelectronic substrate that is independent of lithography, the vertical channel extending orthogonal to the microelectronic substrate;
then forming source and drain regions at respective opposite ends of the vertical channel; and
then forming an insulated gate adjacent the vertical channel.
1 Assignment
0 Petitions
Accused Products
Abstract
Vertical field effect transistors are fabricated by depositing a vertical channel on a microelectronic substrate at a thickness along the microelectronic substrate that is independent of lithography, the vertical channel extending orthogonal to the microelectronic substrate. Source and drain regions are formed at respective opposite ends of the vertical channel, and an insulated gate is formed adjacent the vertical channel. More specifically, a first doping layer is formed on a microelectronic substrate, an intermediate layer is formed on the first doping layer opposite the substrate and a second doping layer is formed on the intermediate layer opposite the first doping layer. A trench is then formed in the first doping layer, the intermediate layer and the second doping layer, the trench including a trench sidewall. The trench sidewall is lined with a conformal amorphous silicon layer. The conformal silicon layer on the trench sidewall includes a first end portion adjacent the first doping layer, a second end portion adjacent the second doping layer, and a middle portion between the first and second end portions adjacent the intermediate layer. The amorphous silicon layer is then crystallized. The trench that is lined is plugged, for example with high dielectric constant material. Annealing is performed to dope the first end portion and the second end portion with dopants from the first and second doping layers respectively. The intermediate layer is removed adjacent the middle portion to expose at least some of the middle portion. A gate insulating layer is formed on the middle portion that is exposed, and a gate electrode is formed on the gate insulating layer, opposite the middle portion. One or more drain contacts may be formed in the microelectronic substrate prior to forming the first doping layer, for example using silicide. Moreover, one or more source contacts may be formed on the second end of the conformal silicon layer.
-
Citations
30 Claims
-
1. A method of fabricating a vertical field effect transistor comprising:
-
depositing a vertical channel on a microelectronic substrate at a thickness along the microelectronic substrate that is independent of lithography, the vertical channel extending orthogonal to the microelectronic substrate;
thenforming source and drain regions at respective opposite ends of the vertical channel; and
thenforming an insulated gate adjacent the vertical channel. - View Dependent Claims (2, 3)
forming an insulating layer on the vertical channel, the insulating layer extending orthogonal to the microelectronic substrate and having a length along the channel that is independent of lithography; and
forming a gate electrode on the insulating layer opposite the vertical channel, the gate electrode having a length along the channel that is independent of lithography.
-
-
3. A method according to claim 2:
-
wherein the forming an insulating layer is preceded by forming a layer of predetermined thickness on the microelectronic substrate that extends adjacent the vertical channel;
wherein the forming an insulating layer comprises forming an insulating layer on the vertical channel that extends orthogonal to the microelectronic substrate and that has a length along the channel that is determined by the predetermined thickness; and
wherein the forming a gate electrode comprises forming a gate electrode on the insulating layer opposite the vertical channel and that has a length along the channel that is determined by the predetermined thickness.
-
-
4. A method of fabricating a vertical field effect transistor comprising:
-
lining a sidewall of a trench on a microelectronic substrate with a conformal silicon layer, the conformal silicon layer on the sidewall of the trench including a first end portion adjacent the substrate, a second end portion remote from the substrate and a middle portion between the first and second end portions;
thendoping the first and second end portions to form source and drain regions for the field effect transistor;
thenforming a gate insulating layer adjacent the middle portion; and
thenforming a gate electrode on the gate insulating layer opposite the middle portion. - View Dependent Claims (5, 6, 7, 8, 9, 10, 11)
lining the sidewall of the trench with amorphous silicon; and
crystallizing the amorphous silicon.
-
-
6. A method according to claim 5 wherein the lining the sidewall of a trench is followed by plugging the trench that is lined.
-
7. A method according to claim 6 wherein the plugging comprises plugging the trench that is lined with a high dielectric constant dielectric.
-
8. A method according to claim 4 wherein the lining the sidewall of a trench comprises lining the entire sidewall of the trench to provide a continuous conformal silicon layer.
-
9. A method according to claim 4 wherein the lining the sidewall of a trench comprises lining spaced apart portions of the trench sidewall with the conformal silicon layer to provide spaced apart conformal silicon plates.
-
10. A method according to claim 4 wherein the lining the sidewall of a trench is preceded by:
-
forming a first layer on the substrate;
forming an intermediate layer on the first layer opposite the substrate;
forming a second layer on the intermediate layer opposite the first layer; and
defining the trench in the first layer, the intermediate layer and the second layer.
-
-
11. A method according to claim 10 wherein the lining the sidewall of a trench comprises:
lining the sidewall of the trench with the conformal silicon layer, the conformal silicon layer on the sidewall of the trench including the first and second end portions adjacent the first and second layers, respectively, and the middle portion adjacent the intermediate layer.
-
12. A method of fabricating a vertical field effect transistor comprising:
-
lining a sidewall of a trench on a microelectronic substrate with a conformal silicon layer, the conformal silicon layer on the sidewall of the trench including a first end portion adjacent the substrate, a second end portion remote from the substrate and a middle portion between the first and second end portions;
doping the first and second end portions to form source and drain regions for the field effect transistor;
forming a gate insulating layer adjacent the middle portion; and
forming a gate electrode on the gate insulating layer opposite the middle portion;
wherein the lining the sidewall of a trench is preceded by;
forming a first doping layer on the substrate;
forming an intermediate layer on the first doping layer opposite the substrate;
forming a second doping layer on the intermediate layer opposite the first doping layer; and
defining the trench in the first doping layer, the intermediate layer and the second doping layer. - View Dependent Claims (13, 14, 15, 16, 17, 18)
lining the sidewall of the trench with the conformal silicon layer, the conformal silicon layer on the sidewall of the trench including the first end portion adjacent the first doping layer, the second end portion adjacent the second doping layer and the middle portion adjacent the intermediate layer.
-
-
14. A method according to claim 13 wherein the doping comprises doping the first and second end portions with dopants from the respective first and second doping layers adjacent thereto, to form source and drain regions for the field effect transistor.
-
15. A method according to claim 14 wherein the forming a gate insulating layer adjacent the middle portion comprises:
-
removing the intermediate layer adjacent the middle portion to expose at least some of the middle portion; and
forming a gate insulating layer on the middle portion that is exposed.
-
-
16. A method according to claim 15 wherein the forming a gate insulating layer on the middle portion that is exposed comprises thermally oxidizing the middle portion that is exposed.
-
17. A method according to claim 12 wherein the first and second doping layers comprise phosphosilicate glass and/or borosilicate glass.
-
18. A method according to claim 12:
-
wherein the forming a first doping layer is preceded by forming a silicide layer on the substrate; and
wherein the forming a first doping layer comprises forming a first doping layer on the silicide layer opposite the substrate.
-
-
19. A method of fabricating a vertical field effect transistor comprising:
-
lining a sidewall of a trench on a microelectronic substrate with a conformal silicon layer, the conformal silicon layer on the sidewall of the trench including a first end portion adjacent the substrate, a second end portion remote from the substrate and a middle portion between the first and second end portions;
doping the first and second end portions to form source and drain regions for the field effect transistor;
forming a gate insulating layer adjacent the middle portion; and
forming a gate electrode on the gate insulating layer opposite the middle portion;
wherein the lining the sidewall of a trench comprises; lining the sidewall of the trench with the conformal silicon layer, the conformal silicon layer on the sidewall of the trench including the first and second end portions adjacent the first and second layers, respectively, and the middle portion adjacent the intermediate layer; and
wherein the forming a gate insulating layer adjacent the middle portion comprises; removing the intermediate layer adjacent the middle portion to expose at least some of the middle portion; and
forming a gate insulating layer on the middle portion that is exposed. - View Dependent Claims (20)
-
-
21. A method of fabricating a vertical field effect transistor comprising:
-
forming a first doping layer on a microelectronic substrate;
forming an intermediate layer on the first doping layer opposite the substrate;
forming a second doping layer on the intermediate layer opposite the first doping layer;
forming a trench in the first doping layer, the intermediate layer and the second doping layer, the trench including a trench sidewall;
lining the trench sidewall with a conformal amorphous silicon layer, the conformal amorphous silicon layer on the trench sidewall including a first end portion adjacent the first doping layer, a second end portion adjacent the second doping layer and a middle portion between the first and second end portions adjacent the intermediate layer;
crystallizing the amorphous silicon layer;
plugging the trench that is lined;
annealing to dope the first end portion and the second end portion with dopants from the first and second doping layers, respectively;
removing the intermediate layer adjacent the middle portion to expose at least some of the middle portion;
forming a gate insulating layer on the middle portion that is exposed; and
forming a gate electrode on the gate insulating layer, opposite the middle portion. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30)
-
Specification