Intralevel decoupling capacitor, method of manufacture and testing circuit of the same
First Claim
Patent Images
1. A decoupling capacitor for a semiconductor device, said capacitor comprising:
- a first dielectric insulator layer, a low resistance conductor comprising at least two interdigitized patterns on a surface of the first dielectric insulator layer, each of said two interdigitized patterns being adjacent to the other such that their sidewalls form plates of said capacitor, a dielectric material provided between said at least two interdigitized patterns, said dielectric material having a lower portion which is adjacent to said surface of said first dielectric insulator layer and an upper surface which is coplanar with an upper surface of said at least two interdigitized patterns, and a second dielectric insulator layer provided on said dielectric material and said interdigitized patterns, wherein said first dielectric insulator layer and said second dielectric insulator layer each have dielectric constants that are lower than a dielectric constant of said dielectric material.
6 Assignments
0 Petitions
Accused Products
Abstract
A decoupling capacitor is provided for a semiconductor device and may include a first low dielectric insulator layer and a low resistance conductor formed into at least two interdigitized patterns on the surface of the first low dielectric insulator in a single interconnect plane. A high dielectric constant material may be provided between the two patterns. A circuit for testing a plurality of these capacitors is also provided which includes a charge monitoring circuit, a coupling circuit and a control circuit.
-
Citations
19 Claims
-
1. A decoupling capacitor for a semiconductor device, said capacitor comprising:
-
a first dielectric insulator layer, a low resistance conductor comprising at least two interdigitized patterns on a surface of the first dielectric insulator layer, each of said two interdigitized patterns being adjacent to the other such that their sidewalls form plates of said capacitor, a dielectric material provided between said at least two interdigitized patterns, said dielectric material having a lower portion which is adjacent to said surface of said first dielectric insulator layer and an upper surface which is coplanar with an upper surface of said at least two interdigitized patterns, and a second dielectric insulator layer provided on said dielectric material and said interdigitized patterns, wherein said first dielectric insulator layer and said second dielectric insulator layer each have dielectric constants that are lower than a dielectric constant of said dielectric material. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 16, 17)
-
-
9. A capacitor for a semiconductor device, said capacitor comprising:
-
a first dielectric layer;
a plurality of interdigitized metal wires provided on said first dielectric layer;
dielectric material provided between said plurality of interdigitized metal wires; and
a second dielectric layer provided on said dielectric material and said plurality of interdigitized metal wires, wherein said first and second dielectric layers each have dielectric constants that are lower than a dielectric constant of said dielectric material. - View Dependent Claims (10, 11, 12, 13, 14, 15, 18, 19)
-
Specification