Decompressor/PRPG for applying pseudo-random and deterministic test patterns
First Claim
1. A method for applying test patterns to scan chains in a circuit-under-test, the method comprising:
- in a pseudo-random phase of operation;
providing an initial value;
generating from the initial value a set of pseudo-random test patterns; and
applying the pseudo-random test patterns to the scan chains in the circuit-under-test;
in a deterministic phase of operation;
providing a set of compressed deterministic test patterns;
decompressing a compressed deterministic test pattern into a decompressed deterministic test pattern as the compressed deterministic test pattern is being provided; and
applying the decompressed deterministic test patterns to the scan chains in the circuit-under-test.
3 Assignments
0 Petitions
Accused Products
Abstract
A decompressor/PRPG on a microchip performs both pseudo-random test pattern generation and decompression of deterministic test patterns for a circuit-under-test on the chip. The decompressor/PRPG has two phases of operation. In a pseudo-random phase, the decompressor/PRPG generates pseudo-random test patterns that are applied to scan chains within the circuit-under test. In a deterministic phase, compressed deterministic test patterns from an external tester are applied to the decompressor/PRPG. The patterns are decompressed as they are clocked through the decompressor/PRPG into the scan chains. The decompressor/PRPG thus provides much better fault coverage than a simple PRPG, but without the cost of a complete set of fully-specified deterministic test patterns.
258 Citations
41 Claims
-
1. A method for applying test patterns to scan chains in a circuit-under-test, the method comprising:
-
in a pseudo-random phase of operation;
providing an initial value;
generating from the initial value a set of pseudo-random test patterns; and
applying the pseudo-random test patterns to the scan chains in the circuit-under-test;
in a deterministic phase of operation;
providing a set of compressed deterministic test patterns;
decompressing a compressed deterministic test pattern into a decompressed deterministic test pattern as the compressed deterministic test pattern is being provided; and
applying the decompressed deterministic test patterns to the scan chains in the circuit-under-test. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
capturing in the scan chains the results of test pattern applications; and
comparing the results with a reference value.
-
-
13. The method of claim 1 wherein the compressed deterministic test pattern comprises a compressed partially specified test cube.
-
14. A system for applying test patterns to scan chains in a circuit-under-test comprising:
-
means for applying test patterns to the scan chains;
means for providing a set of compressed deterministic test patterns to the test pattern applying means;
means for providing an initial value to the test pattern applying means; and
means for configuring the test pattern applying means to generate, in a pseudo-random phase of operation, a set of pseudo-random patterns from the initial value and to generate, in a deterministic phase of operation, a set of decompressed deterministic test patterns from the set of compressed deterministic test patterns. - View Dependent Claims (15, 16, 17)
-
-
18. A circuit comprising:
-
a decompressor/PRPG;
control circuitry coupled to the decompressor/PRPG and operable to cause the decompressor/PRPG to generate, in a pseudo-random phase of operation, a set of pseudo-random patterns and to generate, in a deterministic phase of operation, a set of decompressed deterministic test patterns from a set of provided compressed deterministic patterns;
circuit logic; and
scan chains coupled to the circuit logic and operable to receive test patterns generated by the decompressor/PRPG and to capture responses to the test patterns generated by the circuit logic, wherein the decompressor/PRPG is operable to decompress a compressed deterministic test pattern as the compressed deterministic test pattern is being provided to the decompressor/PRPG. - View Dependent Claims (19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31)
-
-
32. A circuit comprising:
-
means for applying test patterns to the scan chains;
means for configuring the test pattern applying means to generate, in a pseudo-random phase of operation, a set of pseudo-random patterns and to generate, in a deterministic phase of operation, a set of deterministic test patterns;
circuit logic; and
scan chains coupled to the circuit logic and operable to receive test patterns generated by the test pattern applying means and to capture responses to the test patterns generated by the circuit logic. - View Dependent Claims (33)
-
-
34. A method for applying test patterns to scan chains in a circuit-under-test, the method comprising the following steps:
-
in a pseudo-random phase of operation;
a step for providing a initial value;
a step for generating from the initial value a set of pseudo-random test patterns; and
a step for applying the pseudo-random test patterns to the scan chains in the circuit-under-test;
in a deterministic phase of operation;
a step for providing a set of compressed deterministic test patterns;
a step for decompressing a compressed deterministic test pattern into a decompressed deterministic test pattern as the compressed deterministic test pattern is being provided; and
a step for applying the deterministic test patterns to the scan chains in the circuit-under-test.
-
-
35. A method for applying test patterns to scan chains in a circuit-under-test, the method comprising the following steps:
-
a step for providing a set of compressed deterministic test patterns;
in a pseudo-random phase of operation;
a step for providing an initial value a step for generating from the initial value a set of pseudo-random test patterns; and
a step for applying the pseudo-random test patterns to the scan chains in the circuit-under-test;
in a deterministic phase of operation;
a step for decompressing a compressed deterministic test pattern into a decompressed deterministic test pattern as the compressed deterministic test pattern is being provided; and
a step for applying the deterministic test patterns to the scan chains in the circuit-under-test. - View Dependent Claims (36, 37, 38, 39, 40, 41)
-
Specification